- 您現(xiàn)在的位置：買賣IC網 > PDF目錄11204 > ADUC7019BCPZ62IRL7 (Analog Devices Inc)IC MCU 12BIT 1MSPS I2C 40-LFCSP PDF資料下載
參數資料
| 型號： | ADUC7019BCPZ62IRL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 63/104頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU 12BIT 1MSPS I2C 40-LFCSP |
| 標準包裝： | 750 |
| 系列： | MicroConverter® ADuC7xxx |
| 核心處理器： | ARM7 |
| 芯體尺寸： | 16/32-位 |
| 速度： | 44MHz |
| 連通性： | EBI/EMI，I²C，SPI，UART/USART |
| 外圍設備： | PLA，PWM，PSM，溫度傳感器，WDT |
| 輸入/輸出數： | 14 |
| 程序存儲器容量： | 64KB（32K x 16） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 2K x 32 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.7 V ~ 3.6 V |
| 數據轉換器： | A/D 5x12b; D/A 3x12b |
| 振蕩器型： | 內部 |
| 工作溫度： | -40°C ~ 125°C |
| 封裝/外殼： | 40-VFQFN 裸露焊盤，CSP |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁當前第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁
Data Sheet
ADuC7019/20/21/22/24/25/26/27/28/29
Rev. F | Page 61 of 104
DIGITAL PERIPHERALS
3-PHASE PWM
Each ADuC7019/20/21/22/24/25/26/27/28/29 provides a flexible
and programmable, 3-phase pulse-width modulation (PWM)
waveform generator. It can be programmed to generate the
required switching patterns to drive a 3-phase voltage source
inverter for ac induction motor control (ACIM). Note that only
active high patterns can be produced.
The PWM generator produces three pairs of PWM signals on
the six PWM output pins (PWM0H, PWM0L, PWM1H, PWM1L,
PWM2H, and PWM2L). The six PWM output signals consist of
three high-side drive signals and three low-side drive signals.
The switching frequency and dead time of the generated PWM
patterns are programmable using the PWMDAT0 and PWMDAT1
MMRs. In addition, three duty-cycle control registers (PWMCH0,
PWMCH1, and PWMCH2) directly control the duty cycles of
the three pairs of PWM signals.
Each of the six PWM output signals can be enabled or disabled
by separate output enable bits of the PWMEN register. In addition,
three control bits of the PWMEN register permit crossover of
the two signals of a PWM pair. In crossover mode, the PWM
signal destined for the high-side switch is diverted to the comple-
mentary low-side output. The signal destined for the low-side
switch is diverted to the corresponding high-side output signal.
In many applications, there is a need to provide an isolation
barrier in the gate-drive circuits that turn on the inverter power
devices. In general, there are two common isolation techniques:
optical isolation using optocouplers and transformer isolation
using pulse transformers. The PWM controller permits mixing
of the output PWM signals with a high frequency chopping signal
to permit easy interface to such pulse transformers. The features
of this gate-drive chopping mode can be controlled by the
PWMCFG register. An 8-bit value within the PWMCFG
register directly controls the chopping frequency. High
frequency chopping can be independently enabled for the high-
side and low-side outputs using separate control bits in the
PWMCFG register.
The PWM generator can operate in one of two distinct modes:
single update mode or double update mode. In single update
mode, the duty cycle values are programmable only once per
PWM period so that the resulting PWM patterns are symmetrical
about the midpoint of the PWM period. In the double update
mode, a second updating of the PWM duty cycle values is
implemented at the midpoint of the PWM period.
In double update mode, it is also possible to produce asymmetrical
PWM patterns that produce lower harmonic distortion in 3-phase
PWM inverters. This technique permits closed-loop controllers
to change the average voltage applied to the machine windings
at a faster rate. As a result, faster closed-loop bandwidths are
achieved. The operating mode of the PWM block is selected by
a control bit in the PWMCON register. In single update mode,
an internal synchronization pulse, PWMSYNC, is produced at
the start of each PWM period. In double update mode, an
additional PWMSYNC pulse is produced at the midpoint of
each PWM period.
The PWM block can also provide an internal synchronization
pulse on the PWMSYNC pin that is synchronized to the PWM
switching frequency. In single update mode, a pulse is produced
at the start of each PWM period. In double update mode, an
additional pulse is produced at the mid-point of each PWM period.
The width of the pulse is programmable through the PWMDAT2
register. The PWM block can also accept an external synchro-
nization pulse on the PWMSYNC pin. The selection of external
synchronization or internal synchronization is in the PWMCON
register. The SYNC input timing can be synchronized to the
internal peripheral clock, which is selected in the PWMCON
register. If the external synchronization pulse from the chip pin is
asynchronous to the internal peripheral clock (typical case), the
external PWMSYNC is considered asynchronous and should be
synchronized. The synchronization logic adds latency and jitter
from the external pulse to the actual PWM outputs. The size of
the pulse on the PWMSYNC pin must be greater than two core
clock periods.
The PWM signals produced by the ADuC7019/20/21/22/24/25/
26/27/28/29 can be shut off via a dedicated asynchronous PWM
shutdown pin, PWMTRIP. When brought low, PWMTRIP instanta-
neously places all six PWM outputs in the off state (high). This
hardware shutdown mechanism is asynchronous so that the
associated PWM disable circuitry does not go through any
clocked logic. This ensures correct PWM shutdown even in
the event of a core clock loss.
Status information about the PWM system is available to the user
in the PWMSTA register. In particular, the state of the PWMTRIP
pin is available, as well as a status bit that indicates whether oper-
ation is in the first half or the second half of the PWM period.
40-Pin Package Devices
On the 40-pin package devices, the PWM outputs are not
directly accessible, as described in the General-Purpose
Input/Output section. One channel can be brought out on a
GPIO (see Table 78) via the PLA as shown in the following
example:
PWMCON = 0x1;
// enables PWM o/p
PWMDAT0 = 0x055F;
// PWM switching freq
// Configure Port Pins
GP4CON = 0x300;
// P4.2 as PLA output
GP3CON = 0x1;
// P3.0 configured as
// output of PWM0
//(internally)
// PWM0 onto P4.2
PLAELM8 = 0x0035;
// P3.0 (PWM output)
// input of element 8
PLAELM10 = 0x0059;
// PWM from element 8
相關PDF資料 |
PDF描述 |
|---|---|
| AT91M42800A-33AU-999 | IC MCU 32BIT RISC 144LQFP |
| ADUC7027BSTZ62-RL | IC MCU 12BIT 1MSPS UART 80-LQFP |
| MB91F267APMC-GE1 | IC MCU FLASH 128KB FLASH 64LQFP |
| ADUC7034BCPZ-RL | IC MCU FLASH 32K ANLG IO 48LFCSP |
| ADUC7126BSTZ126IRL | IC MCU 16/32B 126KB FLASH 80LQFP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADUC702 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU |
| ADUC7020 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU |
| ADUC7020BCP62 | 制造商:Analog Devices 功能描述:FLASH ARM7+5-CH,12-B ADC & 4X12-B DAC IC - Trays |
| ADUC7020BCP62-U1 | 制造商:Analog Devices 功能描述:FLASH ARM7+5-CH,12-B ADC & 4X12-B DAC IC - Trays |
| ADUC7020BCPZ62 | 功能描述:IC MCU FLSH 62K ANLG I/O 40LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 標準包裝:60 系列:PSOC® 3 CY8C38xx 核心處理器:8051 芯體尺寸:8-位 速度:67MHz 連通性:EBI/EMI，I²C，LIN，SPI，UART/USART 外圍設備:電容感應，DMA，LCD，POR，PWM，WDT 輸入/輸出數:25 程序存儲器容量:64KB（64K x 8） 程序存儲器類型:閃存 EEPROM 大小:2K x 8 RAM 容量:8K x 8 電壓 - 電源 (Vcc/Vdd):1.71 V ~ 5.5 V 數據轉換器:A/D 2x20b，D/A 4x8b 振蕩器型:內部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-VFQFN 裸露焊盤 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復。