- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375267 > ADSP-TS202S (Analog Devices, Inc.) TigerSHARC Embedded Processor PDF資料下載
參數(shù)資料
| 型號： | ADSP-TS202S |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | TigerSHARC Embedded Processor |
| 中文描述： | TigerSHARC系列嵌入式處理器 |
| 文件頁數(shù)： | 7/40頁 |
| 文件大?。?/td> | 615K |
| 代理商： | ADSP-TS202S |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
ADSP-TS202S
Preliminary Technical Data
Rev. PrB
|
Page 7 of 40
|
December 2003
nism. When the host asserts BOFF, the DSP backs off the
current transaction and asserts HBG and relinquishes the exter-
nal bus.
The host can directly read or write the internal memory of the
ADSP-TS202S processor, and it can access most of the DSP reg-
isters, including DMA control (TCB) registers. Vector
interrupts support efficient execution of host commands.
Multiprocessor Interface
The ADSP-TS202S processor offers powerful features tailored
to multiprocessing DSP systems through the external port and
link ports. This multiprocessing capability provides highest
bandwidth for interprocessor communication, including:
Up to eight DSPs on a common bus
On-chip arbitration for glueless multiprocessing
Link ports for point to point communication
The external port and link ports provide integrated, glueless
multiprocessing support.
The external port supports a unified address space (see
Figure 3
)
that enables direct interprocessor accesses of each ADSP-
TS202S processor’s internal memory and registers. The DSP’s
on-chip distributed bus arbitration logic provides simple, glue-
less connection for systems containing up to eight ADSP-
TS202S processors and a host processor. Bus arbitration has a
rotating priority. Bus lock supports indivisible read-modify-
write sequences for semaphores. A bus fairness feature prevents
one DSP from holding the external bus too long.
The DSP’s four link ports provide a second path for interproces-
sor communications with throughput of 4G bytes per second.
The cluster bus provides 1G bytes per second throughput—with
a total of 4G bytes per second interprocessor bandwidth (lim-
ited by SOC bandwidth).
SDRAM Controller
The SDRAM controller controls the ADSP-TS202S processor’s
transfers of data to and from external synchronous DRAM
(SDRAM) at a throughput of 32 or 64 bits per SCLK cycle using
the external port and SDRAM control pins.
The SDRAM interface provides a glueless interface with stan-
dard SDRAMs—16M bit, 64M bit, 128M bit, and 256M bit. The
DSP supports directly a maximum of four banks of
64M words × 32 bit of SDRAM. The SDRAM interface is
mapped in external memory in each DSP’s unified memory
map.
EPROM Interface
The ADSP-TS202S processor can be configured to boot from an
external 8-bit EPROM at reset through the external port. An
automatic process (which follows reset) loads a program from
the EPROM into internal memory. This process uses sixteen
wait cycles for each read access. During booting, the BMS pin
functions as the EPROM chip select signal. The EPROM boot
procedure uses DMA channel 0, which packs the bytes into 32-
bit instructions. Applications can also access the EPROM (write
flash memories) during normal operation through DMA.
The EPROM or Flash Memory interface is not mapped in the
DSP’s unified memory map. It is a byte address space limited to
a maximum of 16M bytes (twenty-four address bits). The
EPROM or Flash Memory interface can be used after boot via a
DMA.
DMA CONTROLLER
The ADSP-TS202S processor’s on-chip DMA controller, with
14 DMA channels, provides zero-overhead data transfers with-
out processor intervention. The DMA controller operates
independently and invisibly to the DSP’s core, enabling DMA
operations to occur while the DSP’s core continues to execute
program instructions.
The DMA controller performs DMA transfers between internal
memory and external memory and memory-mapped peripher-
als, the internal memory of other DSPs on a common bus, a host
processor, or link port I/O; between external memory and exter-
nal peripherals or link port I/O; and between an external bus
master and internal memory or link port I/O. The DMA con-
troller performs the following DMA operations:
External port block transfers. Four dedicated bidirectional
DMA channels transfer blocks of data between the DSP’s
internal memory and any external memory or memory-
mapped peripheral on the external bus. These transfers
support master mode and handshake mode protocols.
Link port transfers. Eight dedicated DMA channels (four
transmit and four receive) transfer quad-word data only
between link ports and between a link port and internal or
external memory. These transfers only use handshake
mode protocol. DMA priority rotates between the four
receive channels.
AutoDMA transfers. Two dedicated unidirectional DMA
channels transfer data received from an external bus master
to internal memory or to link port I/O. These transfers only
use slave mode protocol, and an external bus master must
initiate the transfer.
The DMA controller provides these additional features:
Flyby transfers. Flyby operations only occur through the
external port (DMA channel 0) and do not involve the
DSP’s core. The DMA controller acts as a conduit to trans-
fer data from an external I/O device and external SDRAM
memory. During a transaction, the DSP relinquishes the
external data bus; outputs addresses, memory selects
(MSSD3–0) and the IORD, IOWR, IOEN, and RD/WR
strobes; and responds to ACK.
DMA chaining. DMA chaining operations enable applica-
tions to automatically link one DMA transfer sequence to
another for continuous transmission. The sequences can
occur over different DMA channels and have different
transmission attributes.
Two-dimensional transfers. The DMA controller can
access and transfer two-dimensional memory arrays on any
DMA transmit or receive channel. These transfers are
implemented with index, count, and modify registers for
both the X and Y dimensions.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADSP-TS202SABP-X | TigerSHARC Embedded Processor |
| ADSP-TS203S | TigerSHARC Embedded Processor |
| ADSP-TS203SABP-X | TigerSHARC Embedded Processor |
| ADSP21062 | DSP Microcomputer Family |
| ADT05 | Low Voltage, Resistor Programmable Thermostatic Switch(低工作電壓、具有可變電阻的溫度調(diào)節(jié)開關(guān)) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-TS202SABP-050 | 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit 500MHz 500MIPS 576-Pin TEBGA 制造商:Analog Devices 功能描述:DSP FLOATING PT 32BIT 500MHZ 500MIPS 576PIN TEBGA - Trays |
| ADSP-TS202SABP-05X | 制造商:Analog Devices 功能描述: |
| ADSP-TS202SABP-X | 制造商:Analog Devices 功能描述: |
| ADSP-TS202SABPZ050 | 功能描述:IC PROCESSOR 500MHZ 576BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:TigerSHARC® 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C，McASP，McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| ADSP-TS203SABP-050 | 功能描述:IC DSP FLOAT/FIXED 500MHZ 576BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:TigerSHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。