參數(shù)資料
型號(hào): ADSP-TS202S
廠商: Analog Devices, Inc.
英文描述: TigerSHARC Embedded Processor
中文描述: TigerSHARC系列嵌入式處理器
文件頁數(shù): 6/40頁
文件大?。?/td> 615K
代理商: ADSP-TS202S
Rev. PrB
|
Page 6 of 40
|
December 2003
ADSP-TS202S
Preliminary Technical Data
The external bus can be configured for 32- or 64-bit, little-
endian operations. When the system bus is configured for 64-bit
operations, the lower 32 bits of the external data bus connect to
even addresses, and the upper 32 bits connect to odd addresses.
The external port supports pipelined, slow, and SDRAM proto-
cols. Addressing of external memory devices and memory-
mapped peripherals is facilitated by on-chip decoding of high-
order address lines to generate memory bank select signals.
The ADSP-TS202S processor provides programmable memory,
pipeline depth, and idle cycle for synchronous accesses, and
external acknowledge controls to support interfacing to pipe-
lined or slow devices, host processors, and other memory-
mapped peripherals with variable access, hold, and disable time
requirements.
Host Interface
The ADSP-TS202S processor provides an easy and configurable
interface between its external bus and host processors through
the external port. To accommodate a variety of host processors,
the host interface supports pipelined or slow protocols for
ADSP-TS202S processor accesses of the host as slave or pipe-
lined for host accesses of the ADSP-TS202S processor as slave.
Each protocol has programmable transmission parameters,
such as idle cycles, pipe depth, and internal wait cycles.
The host interface supports burst transactions initiated by a host
processor. After the host issues the starting address of the burst
and asserts the BRST signal, the DSP increments the address
internally while the host continues to assert BRST.
The host interface provides a deadlock recovery mechanism that
enables a host to recover from deadlock situations involving the
DSP. The BOFF signal provides the deadlock recovery mecha-
Figure 3. ADSP-TS202S Memory Map
RESERVED
RESERVED
INTERNAL REGISTERS (UREGS)
INTERNAL MEMORY BLOCK 4
INTERNAL MEMORY BLOCK 2
INTERNAL MEMORY BLOCK 0
0x03FFFFFF
0X001E0000
0x001E03FF
0x000CFFFF
0x000C0000
0x0008FFFF
0x00080000
0x0004FFFF
0x00040000
0x0000FFFF
0x00000000
INTERNAL SPACE
PROCESSOR ID 7
PROCESSOR ID 6
PROCESSOR ID 5
PROCESSOR ID 4
PROCESSOR ID 3
PROCESSOR ID 2
PROCESSOR ID 1
PROCESSOR ID 0
BROADCAST
HOST (
MSH
)
BANK 1(
MS1
)
BANK 0(
MS0
)
MSSD BANK 0 (
MSSD0
)
INTERNAL MEMORY
0x50000000
0x40000000
0x38000000
0x30000000
0x2C000000
0x28000000
0x24000000
0x20000000
0x1C000000
0x18000000
0x14000000
0x10000000
0X0C000000
0x03FFFFFF
0x00000000
GLOBAL SPACE
0xFFFFFFFF
M
E
EACH IS A COPY
OF INTERNAL SPACE
RESERVED
INTERNAL MEMORY BLOCK 6
INTERNAL MEMORY BLOCK 8
0x0010FFFF
0x00100000
INTERNAL MEMORY BLOCK 10
0x0014FFFF
0x00140000
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
SOC REGISTERS (UREGS)
0X001F0000
0x001F03FF
MSSD BANK 1 (
MSSD1
)
MSSD BANK 2 (
MSSD2
)
MSSD BANK 3 (
MSSD3
)
0x60000000
0x70000000
0x80000000
RESERVED
RESERVED
RESERVED
RESERVED
0x54000000
0x44000000
0x64000000
0x74000000
相關(guān)PDF資料
PDF描述
ADSP-TS202SABP-X TigerSHARC Embedded Processor
ADSP-TS203S TigerSHARC Embedded Processor
ADSP-TS203SABP-X TigerSHARC Embedded Processor
ADSP21062 DSP Microcomputer Family
ADT05 Low Voltage, Resistor Programmable Thermostatic Switch(低工作電壓、具有可變電阻的溫度調(diào)節(jié)開關(guān))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-TS202SABP-050 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit 500MHz 500MIPS 576-Pin TEBGA 制造商:Analog Devices 功能描述:DSP FLOATING PT 32BIT 500MHZ 500MIPS 576PIN TEBGA - Trays
ADSP-TS202SABP-05X 制造商:Analog Devices 功能描述:
ADSP-TS202SABP-X 制造商:Analog Devices 功能描述:
ADSP-TS202SABPZ050 功能描述:IC PROCESSOR 500MHZ 576BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:TigerSHARC® 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C,McASP,McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-TS203SABP-050 功能描述:IC DSP FLOAT/FIXED 500MHZ 576BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:TigerSHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤