- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375267 > ADSP-21992 (Analog Devices, Inc.) Mixed Signal DSP Controller With CAN PDF資料下載
參數(shù)資料
| 型號(hào)： | ADSP-21992 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Mixed Signal DSP Controller With CAN |
| 中文描述： | 混合信號(hào)DSP控制器和CAN |
| 文件頁數(shù)： | 9/49頁 |
| 文件大?。?/td> | 602K |
| 代理商： | ADSP-21992 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog
Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing.
9
REV. PrA
For current information contact Analog Devices at (781) 937-1799
ADSP-21992
August 2002
PRELIMINARY TECHNICAL DATA
the fast, accurate conversion of analog signals needed in
high performance embedded systems. Key features of the
ADC system are:
14-bit Pipeline (6-Stage Pipeline) Flash Analog to Digital
Converter.
8 Dedicated Analog Inputs.
Dual Channel Simultaneous Sampling Capability.
Programmable ADC Clock Rate to Maximum of 20
MSPS.
First Channel ADC Data Valid approximately 400 ns after
CONVST (at 20 MSPS).
All 8 Inputs Converted in approximately 800 ns (at 20
MSPS).
2.0 V peak to peak Input Voltage Range.
Multiple Convert Start Sources.
Internal or External Voltage Reference.
Out of Range Detection.
DMA capable transfers from ADC to memory.
The ADC system is based on a pipeline flash converter core,
and contains dual input Sample and Hold amplifiers so that
simultaneous sampling of two input signals is supported.
The ADC system provides an analog input voltage range of
2.0Vpp and provides 14-bit performance with a clock rate
of up to 20 MHz. The ADC system can be programmed to
operate at a clock rate that is programmable from HCLK
4
to HCLK
30, to a maximum of 20 MHz.
The ADC input structure supports 8 independent analog
inputs; 4 of which are multiplexed into one sample and hold
amplifier (A_SHA) and 4 of which are multiplexed into the
other sample and hold amplifier (B_SHA).
At the 20 MHz HCLK rate, the first data value is valid
approximately 400 ns after the Convert Start command. All
8 channels are converted in approximately 800 ns.
The core of theADSP-21992 provides 14-bit data such that
the stored data values in the ADC data registers are 14-bits
wide.
Voltage Reference
The ADSP-21992 contains an onboard band gap reference
that can be used to provide a precise 1.0V output for use by
the A/D system and externally on the VREF pin for biasing
and level shifting functions. Additionally, the ADSP-21992
may be configured to operate with an external reference
applied to the VREF pin, if required.
PWM Generation Unit
Key features of the three phase PWM Generation Unit are:
16-bit, center based PWM Generation Unit
Programmable PWM Pulsewidth, with resolutions to
12.5 ns (at 80 MHz)
Single/Double Update Modes
Programmable Dead Time and Switching Frequency
Two's Complement Implementation permits smooth
transition into full ON and full OFF states
Possibility to synchronize the PWM Generation to an
External Synchronization
Special Provisions for BDCM Operation (Crossover and
Output Enable Functions)
Wide Variety of Special Switched Reluctance (SR)
Operating Modes
Output Polarity and Clock Gating Control
Dedicated Asynchronous PWM Shutdown Signal
Multiple shut down sources, independently for each unit
The ADSP-21992 integrates a flexible and programmable,
three phase PWM waveform generator that can be pro-
grammed to generate the required switching patterns to
drive a three phase voltage source inverter for ac induction
(ACIM) or permanent magnet synchronous (PMSM)
motor control. In addition, the PWM block contains special
functions that considerably simplify the generation of the
required PWM switching patterns for control of the elec-
tronically commutated motor (ECM) or brushless dc motor
(BDCM). Tying a dedicated pin, PWMSR, to GND,
enables a special mode, for switched reluctance motors
(SRM).
The six PWM output signals consist of three high side drive
pins (AH, BH and CH) and three low side drive signals pins
(AL, BL and CL). The polarity of the generated PWM
signals may be set via hardware by the PWMPOL input pin,
so that either active HI or active LO PWM patterns can be
produced.
The switching frequency of the generated PWM patterns is
programmable using the 16-bit PWMTM register. The
PWM generator is capable of operating in two distinct
modes, single update mode or double update mode. In
single update mode the duty cycle values are programmable
only once per PWM period, so that the resultant PWM
patterns are symmetrical about the midpoint of the PWM
period. In the double update mode, a second updating of
the PWM registers is implemented at the midpoint of the
PWM period. In this mode, it is possible to produce asym-
metrical PWM patterns. that produce lower harmonic
distortion in three phase PWM inverters.
Auxiliary PWM Generation Unit
Key features of the Auxiliary PWM Generation Unit are:
16-bit, programmable frequency, programmable duty
cycle PWM outputs
Independent or offset operating modes
Double buffered control of duty cycle and period registers
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADSP-21992YST | Mixed Signal DSP Controller With CAN |
| ADSP-21MOD970-510 | Multiport Internet Gateway Processor Data Pump Solution(多端口網(wǎng)關(guān)處理器數(shù)據(jù)泵解決方案) |
| ADSP-21mod970 | Multi-Port Internet Gateway Processor(多口網(wǎng)關(guān)處理器) |
| ADSP-21msp58 | DSP Microcomputer(DSP 微計(jì)算機(jī)) |
| ADSP-21MSP59 | DSP Microcomputer(DSP 微計(jì)算機(jī)) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-21992BBC | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 150MHz 150MIPS 196-Pin CSP-BGA 制造商:Rochester Electronics LLC 功能描述:MIXED SIGNAL DSP W/32K DM RAM& 16K PMRAM - Bulk |
| ADSP-21992BST | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 160MHz 160MIPS 176-Pin LQFP 制造商:Analog Devices 功能描述:IC MICROCOMPUTER 16-BIT |
| ADSP-21992BSTZ | 功能描述:IC DSP CONTROLLER 16BIT 176LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:ADSP-21xx 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C，McASP，McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| ADSP-21992YBC | 功能描述:IC DSP CTLR 16BIT 196CSPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:ADSP-21xx 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-21992YST | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。