- 您現在的位置：買賣IC網 > PDF目錄375267 > ADSP-21992 (Analog Devices, Inc.) Mixed Signal DSP Controller With CAN PDF資料下載
參數資料
| 型號： | ADSP-21992 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Mixed Signal DSP Controller With CAN |
| 中文描述： | 混合信號DSP控制器和CAN |
| 文件頁數： | 44/49頁 |
| 文件大?。?/td> | 602K |
| 代理商： | ADSP-21992 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當前第44頁第45頁第46頁第47頁第48頁第49頁
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog
Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing.
44
REV. PrA
For current information contact Analog Devices at (781) 937-1799
ADSP-21992
August 2002
PRELIMINARY TECHNICAL DATA
Output Enable Time
Output pins are considered to be enabled when they have
made a transition from a high impedance state to when they
start driving. The output enable time t
ENA
is the interval from
when a reference signal reaches a high or low voltage level
to when the output has reached a specified high or low trip
point, as shown in the Output Enable/Disable diagram
(
Figure 30
). If multiple pins (such as the data bus) are
enabled, the measurement value is that of the first pin to
start driving.
Example System Hold Time Calculation
To determine the data output hold time in a particular
system, first calculate t
DECAY
using the equation given in
Figure 29
. Choose –V to be the difference between the
ADSP-21992’s output voltage and the input threshold for
the device requiring the hold time. A typical –V will be 0.4 V.
C
L
is the total bus capacitance (per data line), and I
L
is the
total leakage or three state current (per data line). The hold
time will be t
DECAY
plus the minimum disable time (i.e.,
t
DATRWH
for the write cycle).
Capacitive Loading
Output delays and holds are based on standard capacitive
loads: 50 pF on all pins (see
Figure 35
). The delay and hold
specifications given should be derated by a factor of
1.5 ns/50 pF for loads other than the nominal value of
50 pF.
Figure 33
and
Figure 34
show how output rise time
varies with capacitance. These figures also show graphically
how output delays and holds vary with load capacitance.
(Note that this graph or derating does not apply to output
disable delays; see
Output Disable Time on page 43
.) The
graphs in these figures may not be linear outside the ranges
shown.
Environmental Conditions
The thermal characteristics in which the DSP is operating
influence performance.
Thermal Characteristics
The ADSP-21992 comes in a 196-lead Ball Grid Array
(mini-BGA) package. The ADSP-21992 is specified for an
ambient temperature (T
AMB
) as calculated using the formula
in
Figure 36
. To ensure that the T
AMB
data sheet specification
is not exceeded, a heatsink and/or an air flow source may be
used. A heatsink should be attached to the ground plane (as
close as possible to the thermal pathways) with a thermal
adhesive.
Figure 33. Typical Output Rise Time (10%–90%,
V
DDEXT
=Max) vs. Load Capacitance
LOAD CAPACITANCE–PF
16.0
8.0
00
200
20
40
60
80
100
120
140
160
180
14.0
12.0
4.0
2.0
10.0
6.0
TBD
R
(
Figure 34. Typical Output Rise Time (10%-90%,
V
DDEXT
=Min) vs. Load Capacitance
Figure 35. Typical Output Delay or Hold vs. Load
Capacitance (at Max Case Temperature)
Figure 36. T
CASE
Calculation
3.5
0
3.0
2.5
2.0
1.5
1.0
0.5
LOAD CAPACITANCE–PF
0
200
20
40
60
80
100
120
140
160
180
TBD
R
(
LOAD CAPACITANCE–PF
5
–
25
50
75
100
125
150
175
4
3
2
1
TBD
O
NOMINAL
T
AMB
T
CASE
=
PD
θ
CA
×
–
相關PDF資料 |
PDF描述 |
|---|---|
| ADSP-21992YST | Mixed Signal DSP Controller With CAN |
| ADSP-21MOD970-510 | Multiport Internet Gateway Processor Data Pump Solution(多端口網關處理器數據泵解決方案) |
| ADSP-21mod970 | Multi-Port Internet Gateway Processor(多口網關處理器) |
| ADSP-21msp58 | DSP Microcomputer(DSP 微計算機) |
| ADSP-21MSP59 | DSP Microcomputer(DSP 微計算機) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADSP-21992BBC | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 150MHz 150MIPS 196-Pin CSP-BGA 制造商:Rochester Electronics LLC 功能描述:MIXED SIGNAL DSP W/32K DM RAM& 16K PMRAM - Bulk |
| ADSP-21992BST | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 160MHz 160MIPS 176-Pin LQFP 制造商:Analog Devices 功能描述:IC MICROCOMPUTER 16-BIT |
| ADSP-21992BSTZ | 功能描述:IC DSP CONTROLLER 16BIT 176LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數字式信號處理器） 系列:ADSP-21xx 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C，McASP，McBSP 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，FCBGA 供應商設備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| ADSP-21992YBC | 功能描述:IC DSP CTLR 16BIT 196CSPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數字式信號處理器） 系列:ADSP-21xx 標準包裝:2 系列:StarCore 類型:SC140 內核 接口:DSI，以太網，RS-232 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，FCBGA 供應商設備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-21992YST | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。