參數(shù)資料
型號(hào): ADSP-21992
廠商: Analog Devices, Inc.
英文描述: Mixed Signal DSP Controller With CAN
中文描述: 混合信號(hào)DSP控制器和CAN
文件頁(yè)數(shù): 27/49頁(yè)
文件大?。?/td> 602K
代理商: ADSP-21992
PRELIMINARY TECHNICAL DATA
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog
Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing.
27
REV. PrA
For current information contact Analog Devices at (781) 937-1799
ADSP-21992
August 2002
External Port Write Cycle Timing
Table 9
and
Figure 17
describe external port write operations.
The external port lets systems extend read/write accesses in three ways: wait states, ACK input, and combined wait states
and ACK. To add waits with ACK, the DSP must see ACK low at the rising edge of EMI clock. ACK low causes the DSP
to wait, and the DSP requires two EMI clock cycles after ACK goes high to finish the access. For more information, see
the External Port chapter in the
ADSP-219x/2191 DSP Hardware Reference
Table 9. External Port Write Cycle Timing
Parameter
Description
1, 2, 3
1
t
HCLK
is the peripheral clock period.
2
These are preliminary timing parameters that are based on worst case operating conditions.
3
The pad loads for these timing parameters are 20 pF.
4
EMI clock is the external port clock that is generated from the EMI clock ratio. This signal is not available on an external pin, but (roughly) corresponds
to HCLK (at similar clock ratios).
Min
Max
Unit
Switching Characteristics
t
CWA
EMI
4
clock low to WR asserted delay
2.8
ns
t
CSWS
Chip select asserted to WR de-asserted delay
4.3
6.5
ns
t
AWS
Address valid to WR setup and delay
4.9
7.0
ns
t
AKS
ACK asserted to EMI clock high delay
6.0
ns
t
WSCS
WR de-asserted to chip select de-asserted
4.8
7.0
ns
t
WSA
WR de-asserted to address invalid
4.5
6.6
ns
t
CWD
EMI clock low to WR de-asserted delay
2.5
2.7
ns
t
WW
WR strobe pulsewidth
t
HCLK
–0.5
ns
t
CDA
WR to data enable access delay
1.5
4.1
ns
t
CDD
WR to data disable access delay
3.3
7.4
ns
t
DSW
Data valid to WR de-asserted setup
t
HCLK
–1.4
t
HCLK
+4.8
ns
t
DHW
WR de-asserted to data invalid hold time; wt_hold=0
3.4
7.4
ns
t
DHW
WR de-asserted to data invalid hold time; wt_hold=1
t
HCLK
+3.4
t
HCLK
+7.4
ns
Timing Requirement
t
AKW
ACK strobe pulsewidth
10.0
ns
相關(guān)PDF資料
PDF描述
ADSP-21992YST Mixed Signal DSP Controller With CAN
ADSP-21MOD970-510 Multiport Internet Gateway Processor Data Pump Solution(多端口網(wǎng)關(guān)處理器數(shù)據(jù)泵解決方案)
ADSP-21mod970 Multi-Port Internet Gateway Processor(多口網(wǎng)關(guān)處理器)
ADSP-21msp58 DSP Microcomputer(DSP 微計(jì)算機(jī))
ADSP-21MSP59 DSP Microcomputer(DSP 微計(jì)算機(jī))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21992BBC 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 150MHz 150MIPS 196-Pin CSP-BGA 制造商:Rochester Electronics LLC 功能描述:MIXED SIGNAL DSP W/32K DM RAM& 16K PMRAM - Bulk
ADSP-21992BST 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 160MHz 160MIPS 176-Pin LQFP 制造商:Analog Devices 功能描述:IC MICROCOMPUTER 16-BIT
ADSP-21992BSTZ 功能描述:IC DSP CONTROLLER 16BIT 176LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:ADSP-21xx 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類(lèi)型:定點(diǎn) 接口:I²C,McASP,McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類(lèi)型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤(pán) 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-21992YBC 功能描述:IC DSP CTLR 16BIT 196CSPBGA RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:ADSP-21xx 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類(lèi)型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類(lèi)型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤(pán)
ADSP-21992YST 制造商:Analog Devices 功能描述: