參數(shù)資料
型號: ADSP-21992
廠商: Analog Devices, Inc.
英文描述: Mixed Signal DSP Controller With CAN
中文描述: 混合信號DSP控制器和CAN
文件頁數(shù): 16/49頁
文件大?。?/td> 602K
代理商: ADSP-21992
For current information contact Analog Devices at (781) 937-1799
ADSP-21992
August 2002
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog
Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing.
16
REV. PrA
PRELIMINARY TECHNICAL DATA
The state of each standard JTAG signal can be found in
Table 4
.
The DSP CLKIN signal is the clock signal line (typically 30
MHz or greater) that connects an oscillator to all DSPs in
multiple DSP systems requiring synchronization. For syn-
chronous DSP operations to work correctly the CLKIN
signal on all the DSPs must be the same signal and the skew
between them must be minimal (use clock drivers, or other
means) – see the DSP users guide for more details on
CLKIN.
Note that the CLKIN signal is not used by the emulator and
can cause noise problems if connected to the JTAG header.
Legacy documents show it connected to pin 4 of the JTAG
header. Pin-4 should be tied to ground on the 14-pin JTAG
header (do not connect the JTAG header pin to the DSP
CLKIN signal). If you have already connected it to the
JTAG header pin, and are experiencing noise from this
signal, simply clip this pin on the 14-pin JTAG header.
The final connections between a single DSP target and the
emulation header (within 6 inches) are shown in
Figure 8
.
A 4.7K
pull-up resistor has been added on TCK, TDI
and TMS chain for increased noise resistance.
Should your design use more than one DSP (or other JTAG
device in the scan chain), or if your JTAG header is more
than 6 inches from the DSP, use a buffered connection
scheme as shown in
Figure 9
(no local boundary scan mode
shown). To keep signal skew to a minimum, be sure the
buffers are all in the same physical package (typical chips
have 6, 8, or 16 drivers). Using a buffer that has built in
series resistors such as the 74ABT2244 family can help
reduce ringing on the JTAG signal lines. For low voltage
applications (3.3V, 2.5V, and 1.8V I/O), the 74ALVT, and
74AVC logic families are a good starting point. Also, note
the position of the pull-up resistor on EMU. This is
required since the EMU line is an open drain signal.
Important: If you have more than one DSP (or JTAG
device) on your target (in the scan chain), it is imperative
that you buffer the JTAG header. This will keep the signals
clean and avoid noise problems that occur with longer signal
traces (ultimately resulting in reliable emulator operation).
Although the theoretical number of devices that can be
supported (by the software) in one JTAG scan chain is quite
large (50 devices or more) it is not recommended that you
use more than eight physical devices in one scan chain. (A
physical device could however contain many JTAG devices
such as inside a multi-chip module). The recommendation
of not more than eight physical devices is mostly due to the
transmission line effects that appear in long signal traces,
and based on some field-collected empirical data. The best
approach for large numbers of physical devices is to break
the chain into several smaller independent chains, each with
their own JTAG header and buffer. If this is not possible,
at least add some jumpers that can reduce the number of
devices in one chain for debug purposes, and pay special
attention in the layout stage for transmission line effects.
Figure 7. JTAG Target Board Connector With No Local
Boundary Scan
Table 4. State of Standard JTAG Signals
1
1
O = Output, I = Input, o/d = Open Drain
Signal
TMS
TCK
TRST
TDI
TDO
EMU
Description
Test Mode Select
Test Clock (10 MHz)
Test Reset
Test Data In
Test Data Out
Emulation Pin
Emulator
O
O
O
O
I
I
DSP
I
I
I
I
O
O, o/d
TOP VIEW
13
14
11
12
9
10
9
7
8
5
6
3
4
1
2
EMU
GND
TMS
TCK
TRST
TDI
TDO
GND
KEY (NO PIN)
BTMS
BTCK
BTRST
BTDI
GND
Figure 8. Single-DSP JTAG-Connections, Unbuffered
TOP VIEW
13
14
11
12
9
10
9
7
8
5
6
3
4
1
2
EMU
GND
TMS
TCK
TRST
TDI
TDO
GND
KEY (NO PIN)
BTMS
BTCK
BTRST
BTDI
GND
4
4
4
VDD
EMU
TMS
TCK
TRST
TDI
TDO
6 INCHES OR LESS
JTAG
CONNECTOR
DSP
JTAG
PORT
相關PDF資料
PDF描述
ADSP-21992YST Mixed Signal DSP Controller With CAN
ADSP-21MOD970-510 Multiport Internet Gateway Processor Data Pump Solution(多端口網(wǎng)關處理器數(shù)據(jù)泵解決方案)
ADSP-21mod970 Multi-Port Internet Gateway Processor(多口網(wǎng)關處理器)
ADSP-21msp58 DSP Microcomputer(DSP 微計算機)
ADSP-21MSP59 DSP Microcomputer(DSP 微計算機)
相關代理商/技術參數(shù)
參數(shù)描述
ADSP-21992BBC 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 150MHz 150MIPS 196-Pin CSP-BGA 制造商:Rochester Electronics LLC 功能描述:MIXED SIGNAL DSP W/32K DM RAM& 16K PMRAM - Bulk
ADSP-21992BST 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 160MHz 160MIPS 176-Pin LQFP 制造商:Analog Devices 功能描述:IC MICROCOMPUTER 16-BIT
ADSP-21992BSTZ 功能描述:IC DSP CONTROLLER 16BIT 176LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:ADSP-21xx 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C,McASP,McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應商設備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-21992YBC 功能描述:IC DSP CTLR 16BIT 196CSPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:ADSP-21xx 標準包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應商設備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-21992YST 制造商:Analog Devices 功能描述: