- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378285 > ADCS9888 (National Semiconductor Corporation) 205/170/140 MSPS Video Analog Front End PDF資料下載
參數(shù)資料
| 型號： | ADCS9888 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | 205/170/140 MSPS Video Analog Front End |
| 中文描述： | 205/170/140 MSPS的視頻模擬前端 |
| 文件頁數(shù)： | 29/34頁 |
| 文件大小： | 764K |
| 代理商： | ADCS9888 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁
Application Information
(Continued)
Bit 7
A6
1
Bit 6
A5
0
Bit 5
A4
0
Bit 4
A3
1
Bit 3
A2
1
Bit 2
A1
0
Bit 1
A0
A0
Pin
Bit 0
R/W
0
6.2.5 Register Address BYTE
ADCS9888 register addresses are an 8 bit value. Please
refer to the Register Address table at the beginning of the
datasheet for more detailed information.
6.2.6 Serial Interface Timeout
The serial interface incorporates a timeout feature. This is
present to ensure that the bus cannot become ‘locked’ if the
master and slave become out of sync due to noise or other
system issues.
An internal timer is used to guarantee that the interface is
reset if the SCL line is held low. This is used to prevent
problems in the case where the ADCS9888 is driving a low
on the SDA line and the master device is reset. This allows
the master to reset the state of the serial interface on the
ADCS9888 by simply driving a low on SCL for more than 50
ms.
The serial bus interface circuitry will be reset to the idle state
if the SCL line is held low for more than 50 ms. The bus may
be reset to idle if the SCL line is held low from 25 to 50 ms.
The bus will not be reset if the SCL line is held low for less
than 25 ms.
6.3 Specific Types Of Transfers
6.3.1 Write to Single Register
Start Signal
Slave Address Byte (R/W Bit = 0)
Register Address Byte
Data Byte to Register
Stop Signal
6.3.2 Burst Write to Multiple (3) Registers
Start Signal
Slave Address Byte (R/W Bit = 0)
Register Address Byte
Data Byte to Register
Data Byte to Register+1
Data Byte to Register+2
Stop Signal
6.3.3 Read from Single Register
Start Signal
Slave Address Byte (R/W Bit = 0)
Register Address Byte
Start Signal
Slave Address Byte (R/W Bit = 1)
Data Byte to Register
Stop Signal
6.3.4 Read from Multiple (3) Registers
Start Signal
Slave Address Byte (R/W Bit = 0)
Register Address Byte
Start Signal
Slave Address Byte (R/W Bit = 1)
Data Byte to Register
Data Byte to Register+1
Data Byte to Register+2
Stop Signal
A
www.national.com
29
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADCV0831 | 8 Bit Serial I/O Low Voltage Low Power ADC with Auto Shutdown in a SOT Package(SOT封裝8位串行輸入/輸出低壓低功耗帶自動關(guān)閉功能的A/D轉(zhuǎn)換器) |
| ADCV0831M6 | 8 Bit Serial I/O Low Voltage Low Power ADC with Auto Shutdown in a SOT Package |
| ADCV0831M6X | 8 Bit Serial I/O Low Voltage Low Power ADC with Auto Shutdown in a SOT Package |
| ADCV08832 | Low Voltage, 8-Bit Serial I/O CMOS A/D Converter with Sample/Hold Function |
| ADCV08832CIMX | Low Voltage, 8-Bit Serial I/O CMOS A/D Converter with Sample/Hold Function |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADCS9888_05 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:205/170/140 MSPS Video Analog Front End |
| ADCS9888C WAF | 制造商:Texas Instruments 功能描述: |
| ADCS9888CVH-140 | 制造商:Texas Instruments 功能描述:140MSPS VIDEO AFE 9888 TQFP128 |
| ADCS9888CVH-140/NOPB | 功能描述:IC VIDEO AFE 140MSPS 128-PQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR) |
| ADCS9888CVH-170 | 制造商:Texas Instruments 功能描述:IC 170MSPS VIDEO AFE 9888 TQFP64 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。