參數(shù)資料
型號(hào): AD73360LAR
廠商: ANALOG DEVICES INC
元件分類: 通信及網(wǎng)絡(luò)
英文描述: Six-Input Channel Analog Front End
中文描述: SPECIALTY TELECOM CIRCUIT, PDSO28
封裝: SOIC-28
文件頁(yè)數(shù): 18/32頁(yè)
文件大?。?/td> 287K
代理商: AD73360LAR
REV. 0
AD73360L
–18–
The second configuration (shown in Figure 12) has the DSP
s
Tx data and Rx data connected to the AD73360L
s SDI and
SDO, respectively, while the DSP
s Tx and Rx frame syncs are
connected to the AD73360L
s SDIFS and SDOFS. In this con-
figuration, referred to as directly coupled or frame sync loop-back,
the frame sync signals are connected together and the input data
to the AD73360L is forced to be synchronous with the output data
from the AD73360L. The DSP must be programmed so that
both the Tx and Rx frame syncs are inputs as the AD73360L
s
SDOFS will be input to both. This configuration guarantees
that input and output events occur simultaneously and is the
simplest configuration for operation in normal Data Mode. Note
that when programming the DSP in this configuration it is
advisable to preload the Tx register with the first control word to
be sent before the AD73360L is taken out of reset. This ensures
that this word will be transmitted to coincide with the first out-
put word from the device(s).
TFS
DT
SCLK
DR
RFS
ADSP-21xx
DSP
AD73360L
ANALOG
FRONT-END
SDIFS
SDI
SCLK
SDO
SDOFS
FL0
FL1
RESET
SE
Figure 13. AD73360L Connected to ADSP-21xx
FSX
DX
CLKX
CLKR
DR
TMS320C5x
DSP
AD73360L
ANALOG
FRONT-END
SDIFS
SDI
SCLK
SDO
SDOFS
FSR
XF
RESET
SE
Figure 14. AD73360L Connected to TMS320C5x
TFS
DT
SCLK
DR
RFS
ADSP-21xx
DSP
AD73360L
SDIFS
SDI
SCLK
SDO
SDOFS
Figure 11. Indirectly Coupled or Nonframe Sync Loop-
Back Configuration
TFS
DT
SCLK
DR
RFS
ADSP-21xx
DSP
AD73360L
SDIFS
SDI
SCLK
SDO
SDOFS
Figure 12. Directly Coupled or Frame Sync Loop-
Back Configuration
Digital Interfacing
The AD73360L is designed to easily interface to most common
DSPs. The SCLK, SDO, SDOFS, SDI, and SDIFS must be
connected to the SCLK, DR, RFS, DT, and TFS pins of the
DSP respectively. The SE pin may be controlled from a parallel
output pin or flag pin such as FL0
2 on the ADSP-21xx (or XF
on the TMS320C5x) or, where SPORT power-down is not
required, it can be permanently strapped high using a suitable
pull-up resistor. For consistent performance the SE should be
synchronized to the rising edge of MCLK using a circuit similar to
that of Figure 19. The
RESET
pin may be connected to the system
hardware reset structure or it may also be controlled using a
dedicated control line. In the event of tying it to the global system
reset, it is necessary to operate the device in mixed mode, which
allows a software reset, otherwise there is no convenient way of
resetting the device. Figures 11 and 12 show typical connections
to an ADSP-2181 while Figures 13 and 14 show typical connec-
tions to an ADSP-21xx and a TMS320C5x, respectively.
相關(guān)PDF資料
PDF描述
AD73360 Six-Input Channel Analog Front End(通用6通道模擬輸入前端)
AD7339BS 5 V Integrated High Speed ADC/Quad DAC System
AD7339 5 V Integrated High Speed ADC/Quad DAC System(高速8位A/D轉(zhuǎn)換器/四路8位D/A轉(zhuǎn)換器)
AD734 10 MHz, 4-Quadrant Multiplier/Divider(10MHz,四象限乘法器/除法器)
AD73511 Low-Power CMOS Analog Front End with Flash based DSP Microcomputer(帶閃速DSP微計(jì)算機(jī)的單模擬前端)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD73360LAR-REEL 制造商:Analog Devices 功能描述:AFE General Purpose 6ADC 16-Bit 3.3V 28-Pin SOIC W T/R 制造商:Analog Devices 功能描述:AFE GEN PURPOSE 6ADC 16BIT 3.3V/3.3V/3.3V 28SOIC W - Tape and Reel
AD73360LAR-REEL7 制造商:Analog Devices 功能描述:AFE General Purpose 6ADC 16-Bit 3.3V 28-Pin SOIC W T/R 制造商:Analog Devices 功能描述:AFE GEN PURPOSE 6ADC 16BIT 3.3V/3.3V/3.3V 28SOIC W - Tape and Reel
AD73360LARZ 功能描述:IC PROCESSOR FRONTEND 6CH 28SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率(瓦特):- 電壓 - 電源,模擬:3 V ~ 3.6 V 電壓 - 電源,數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN(5x5) 包裝:帶卷 (TR)
AD73360LARZ-REEL 功能描述:IC PROCESSOR FRONTEND 6CH 28SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率(瓦特):- 電壓 - 電源,模擬:3 V ~ 3.6 V 電壓 - 電源,數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN(5x5) 包裝:帶卷 (TR)
AD73360LARZ-REEL7 功能描述:IC PROCESSOR FRONTEND 6CH 28SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率(瓦特):- 電壓 - 電源,模擬:3 V ~ 3.6 V 電壓 - 電源,數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN(5x5) 包裝:帶卷 (TR)