參數(shù)資料
型號(hào)： AD73360LAR
廠商： ANALOG DEVICES INC
元件分類： 通信及網(wǎng)絡(luò)
英文描述： Six-Input Channel Analog Front End
中文描述： SPECIALTY TELECOM CIRCUIT, PDSO28
封裝： SOIC-28
文件頁(yè)數(shù)： 16/32頁(yè)
文件大小： 287K
代理商： AD73360LAR
REV. 0
AD73360L
–16–
Decimation Rate Divider
The AD73360L features a programmable decimation rate divider
that allows users flexibility in matching the AD73360L
’
s ADC
sample rates to the needs of the DSP software. The maximum
sample rate available is DMCLK/256 and the other available
rates are: DMCLK/512, DMCLK/1024, and DMCLK/2048. The
slowest rate (DMCLK/2048) is the default sample rate. The
sample rate divider is programmable by setting bits CRB:0-1.
Table XV shows the sample rate corresponding to the various
bit settings.
Table XV. Decimation Rate Divider Settings
DR1
DR0
Sample Rate
0
0
1
1
0
1
0
1
DMCLK/2048
DMCLK/1024
DMCLK/512
DMCLK/256
OPERATION
General Description
The AD73360L inputs and outputs data in a Time Division
Multiplexing (TDM) format. When data is being read from the
AD73360L each channel has a fixed time slot in which its data
is transmitted. If a channel is not powered up, no data is trans-
mitted during the allocated time slot and the SDO line will be
three-stated. When the AD73360L is first powered up or reset it
will be set to Program Mode and will output an SDOFS. After a
reset the SDOFS will be asserted once every sample period
(125
μ
s assuming 16.384 MHz master clock). If the AD73360L
is configured in Frame Sync Loop-Back Mode, one control
word can be transmitted after each SDOFS pulse. Figure 10a
shows the SDO and SDOFS lines after a reset. The serial data
sent by SDO will not contain valid ADC data until the AD73360L
is put into Data Mode or Mixed Mode. Control Registers D
through F allow channels to be powered up individually. This
gives greater flexibility and control over power consumption.
Figure 10b shows the SDOFS and SDO of the AD73360L when
all channels are powered up and Figure 10c shows SDOFS and
SDO with Channels 1, 3, and 5 powered up.
Resetting the AD73360L
The
RESET
pin resets all the control registers. All registers are
reset to zero, indicating that the default SCLK rate (DMCLK/8)
and sample rate (DMCLK/2048) are at a minimum to ensure
that slow speed DSP engines can communicate effectively. As
well as resetting the control registers using the
RESET
pin, the
device can be reset using the
RESET
bit (CRA:7) in Control
Register A. Both hardware and software resets require four
DMCLK cycles. On reset, DATA/
PGM
(CRA:0) is set to 0
(default condition) thus enabling Program Mode. The reset
conditions ensure that the device must be programmed to the
correct settings after power-up or reset. Following a reset, the
SDOFS will be asserted approximately 2070 master (MCLK)
cycles after
RESET
goes high. The data that is output following
the reset and during Program Mode is random and contains no
valid information until either data or mixed mode is set.
Power Management
The individual functional blocks of the AD73360L can be enabled
separately by programming the power control register CRC. It
allows certain sections to be powered down if not required, which
adds to the device
’
s flexibility in that the user need not incur the
penalty of having to provide power for a certain section if it is
not necessary to their design. The power control registers provide
individual control settings for the major functional blocks on
each analog front-end unit and also a global override that allows
all sections to be powered up/down by setting/clearing the bit.
Using this method the user could, for example, individually
enable a certain section, such as the reference (CRC:5), and
disable all others. The global power-up (CRC:0) can be used to
enable all sections but if power-down is required using the global
SDOFS
SDO
SE
1/F
SAMPLE
Figure 10a. Output Timing After Reset (Program Mode)
SDOFS
SDO
SE
CHANNEL 1
CHANNEL 2
CHANNEL 3
CHANNEL 4
CHANNEL 5
CHANNEL 6
Figure 10b. Output Timing: All Channels Powered Up (Data/Mixed Mode)
SDOFS
SDO
SE
CHANNEL 5
CHANNEL 1
CHANNEL 3
Figure 10c. Output Timing: Channels 1, 3, and 5 Powered Up (Data/Mixed Mode)
相關(guān)PDF資料
PDF描述
AD73360 Six-Input Channel Analog Front End(通用6通道模擬輸入前端)
AD7339BS 5 V Integrated High Speed ADC/Quad DAC System
AD7339 5 V Integrated High Speed ADC/Quad DAC System(高速8位A/D轉(zhuǎn)換器/四路8位D/A轉(zhuǎn)換器)
AD734 10 MHz, 4-Quadrant Multiplier/Divider(10MHz,四象限乘法器/除法器)
AD73511 Low-Power CMOS Analog Front End with Flash based DSP Microcomputer(帶閃速DSP微計(jì)算機(jī)的單模擬前端)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD73360LAR-REEL 制造商:Analog Devices 功能描述:AFE General Purpose 6ADC 16-Bit 3.3V 28-Pin SOIC W T/R 制造商:Analog Devices 功能描述:AFE GEN PURPOSE 6ADC 16BIT 3.3V/3.3V/3.3V 28SOIC W - Tape and Reel
AD73360LAR-REEL7 制造商:Analog Devices 功能描述:AFE General Purpose 6ADC 16-Bit 3.3V 28-Pin SOIC W T/R 制造商:Analog Devices 功能描述:AFE GEN PURPOSE 6ADC 16BIT 3.3V/3.3V/3.3V 28SOIC W - Tape and Reel
AD73360LARZ 功能描述:IC PROCESSOR FRONTEND 6CH 28SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR)
AD73360LARZ-REEL 功能描述:IC PROCESSOR FRONTEND 6CH 28SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR)
AD73360LARZ-REEL7 功能描述:IC PROCESSOR FRONTEND 6CH 28SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*