- 您現在的位置：買賣IC網 > PDF目錄375230 > AD1843JS (ANALOG DEVICES INC) CAP 3300PF 100V CERAMIC DISC Y5P PDF資料下載
參數資料
| 型號： | AD1843JS |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費家電 |
| 英文描述： | CAP 3300PF 100V CERAMIC DISC Y5P |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP80 |
| 封裝： | PLASTIC, QFP-80 |
| 文件頁數： | 38/64頁 |
| 文件大?。?/td> | 848K |
| 代理商： | AD1843JS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
REV. 0
–38–
AD1843
C1VID
Clock Generator 1 Video Lock Mode. This bit is used to select between lock modes when the Clock Generator 1 is
referenced to SYNC1 (C1REF set to “1”). This bit should be reset to “0” if C1REF is reset to “0.” When reset to
“0,” Clock Generator 1 is in
normal
lock mode where the Conversion clock will be frequency and phase locked to
SYNC1, and the Bit clock frequency is chosen using bits C1M7:0 and C1P200. When set to “1,” Clock Generator 1
is in
video
lock mode, where the Conversion clock frequency is selected using bits C1M7:0, and a Bit clock is not pro-
duced.
Clock Generator 1 PLL Loop Gain Select. If reset to “0,” this bit selects finite PLL loop gain, and if set to “1,” this
bit selects infinite PLL loop gain. This bit should nominally be reset to “0.” Setting it to “1” may enhance the PLL’s
ability to lock to certain SYNC1 inputs, but it may also increase conversion noise.
Clock Generator 1 Bit Clock +200 Frequency Modifier. When set to “1,” the Bit clock driven out of pin BIT1 will
have a frequency that is 200 Hertz greater than the frequency selected through bit C1M7:0. This bit is ignored when
in Video Lock Mode (C1VID set to “1”). C1P200 only modifies the bit clock driven on the BIT1 pin.
Clock Generator 1 Conversion Clock 8/7 Frequency Modifier. When set to “1,” the Conversion clock frequency gen-
erated will be 8/7 times the value programmed in Control Register Address 17. This bit is ignored when clocks are
referenced to SYNC1 (C1REF set to “1”).
Clock Generator 1 Conversion Clock Pin (CONV1) Frequency Select. When set to “1,” the frequency driven on to
the CONV1 pin will be 128 times the conversion rate. When reset to “0,” the frequency driven on to the CONV1 pin
will be the same as the conversion rate. C1C128 only modifies the clock frequency driven on the CONV1 pin.
Reserved for future expansion. To ensure future compatibility, write “0” to all reserved bits.
Clock Generator 1 Clock Rate Modifiers.
When not in Video Lock Mode (C1REF and C1VID are not both set to “1”):
Bits C1M7:0 select the Bit clock rate which will be driven out on pin BIT1. Using the following table, the least sig-
nificant four bits (C1M3:0) are programmed to the desired Bit clock rate, and the most significant four bits
(C1M7:4) must be programmed to the Conversion clock rate established using Control Register Address 17 and the
C1X8/7 bit. If the actual Conversion clock differs from the value selected by C1M7:4, then the resultant Bit clock
will be different from the rate selected by the ratio of the C1M7:4 selected rate to the Control Register Address 17
plus the C1X8/7 bit actual rate.
C1M3:0
Bit Clock Frequency*
0000
2,400
Hertz
0001
4,800
0010
7,200
0011
9,600
0100
12,000
0101
14,400
0110
16,800
0111
19,200
1000
21,600
1001
24,000
1010
26,400
1011
28,800
1100
Reserved
1101
Reserved
1110
Reserved
1111
See Below
C1PLLG
C1P200
C1X8/7
C1C128
res
C1M7:0
C1M7:4
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111
Conversion (Sample) Rate
7,200
Hertz
8,400
9,000
9,600
11,200
12,000
12,800
7,200
×
8/7
9,000
×
8/7
9,600
×
8/7
12,000
×
8/7
Reserved
Reserved
Reserved
Reserved
See Below
*Bit clock frequencies listed will be increased by 200 Hz if C1P200 is set to “1.”
When C1M7:4 is programmed to “1111” and C1M3:0 is programmed to “1111,” the Bit clock rate will be 128 times
the Conversion rate.
When in Video Lock Mode (C1REF and C1VID are both set to “1”):
Bits C1M7:0 select the Conversion clock rate. The most significant bit (C1M7) must be set to indicate
the type of video lock, either NTSC or PAL. For an NTSC lock, C1M7 must be reset to “0,” and the SYNC1 pin
must receive the NTSC sync frequency (525 lines/frame
×
30 Hz
×
1000/1001 frame rate
≈
15.734 kHz). For a PAL
lock, C1M7 must be set to “1,” and the SYNC1 pin must receive the PAL sync frequency (625 lines/frame
×
25 Hz
frame rate
≈
15.625 kHz). The next three most significant bits (C1M6:4) select a desired
base
Conversion clock rate,
and the least significant four bits (C1M3:0) select a
divisor
. The Conversion clock created by Clock Generator 1 will
be the
base
divided by the
divisor
. The following tables list the possible choices for base and divisor.
相關PDF資料 |
PDF描述 |
|---|---|
| AD1843JST | Serial-Port 16-Bit SoundComm Codec |
| AD1846JP | Low Cost Parallel-Port 16-Bit SoundPort Stereo Codec |
| AD1849KP | Serial-Port 16-Bit SoundPort Stereo Codec |
| AD1851 | 16-Bit, 16×Fs PCM Audio DACs(16位,單片PCM音頻D/A轉換器) |
| AD1892JR | Integrated Digital Receiver/Rate Converter |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD1843JST | 制造商:AD 制造商全稱:Analog Devices 功能描述:Serial-Port 16-Bit SoundComm Codec |
| AD1845 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Parallel-Port 16-Bit SoundPort Stereo Codec |
| AD1845JP | 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 2DAC 16-Bit 68-Pin PLCC 制造商:Rochester Electronics LLC 功能描述:16 BIT AUDIO CODEC - Bulk 制造商:Analog Devices 功能描述:IC CODEC 16-BIT AUDIO |
| AD1845JP-REEL | 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 2DAC 16-Bit 68-Pin PLCC T/R |
| AD1845JPZ | 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 2DAC 16-Bit 68-Pin PLCC |
發(fā)布緊急采購，3分鐘左右您將得到回復。