參數(shù)資料
型號(hào): AD1843JS
廠商: ANALOG DEVICES INC
元件分類: 消費(fèi)家電
英文描述: CAP 3300PF 100V CERAMIC DISC Y5P
中文描述: SPECIALTY CONSUMER CIRCUIT, PQFP80
封裝: PLASTIC, QFP-80
文件頁(yè)數(shù): 37/64頁(yè)
文件大小: 848K
代理商: AD1843JS
AD1843
REV. 0
–37–
Address 15
Codec Configuration—Channel Sample Rate Source Select
Data 15
Data 14
Data 13
Data 12
Data 11
Data 10
Data 9
Data 8
res
res
res
res
DA2C1
DA2C0
DA1C1
DA1C0
Data 7
Data 6
Data 5
Data 4
Data 3
Data 2
Data 1
Data 0
res
res
res
res
ADRC1
ADRC0
ADLC1
ADLC0
DA2C1:0
DAC2 Sample Rate Source. Selects the sample rate clock source for left and right channels of DAC2.
00
= Conversion Sample Rate is 48.0 kHz
01 = Conversion Sample Rate is from Clock Generator 1
10 = Conversion Sample Rate is from Clock Generator 2
11 = Conversion Sample Rate is from Clock Generator 3
DAC1 Sample Rate Source. Selects the sample rate clock source for left and right channels of DAC1.
00
= Conversion Sample Rate is 48.0 kHz
01 = Conversion Sample Rate is from Clock Generator 1
10 = Conversion Sample Rate is from Clock Generator 2
11 = Conversion Sample Rate is from Clock Generator 3
ADC Right Sample Rate Source. Selects the sample rate clock source for the right ADC channel.
00
= Conversion Sample Rate is 48.0 kHz
01 = Conversion Sample Rate is from Clock Generator 1
01 = Conversion Sample Rate is from Clock Generator 2
11 = Conversion Sample Rate is from Clock Generator 3
ADC Left Sample Rate Source. Selects the sample rate clock source for the left ADC channel.
00
= Conversion Sample Rate is 48.0 kHz
01 = Conversion Sample Rate is from Clock Generator 1
10 = Conversion Sample Rate is from Clock Generator 2
11 = Conversion Sample Rate is from Clock Generator 3
Reserved for future expansion. To ensure future compatibility, write “0” to all reserved bits.
Initial default state after reset: 0000 0000 0000 0000 (0000 hex). Cleared to default and cannot be written to when:
the
RESET
pin is asserted LO; when the
PWRDWN
pin is asserted LO; or when the PDNO bit in Control Register
Address 0 is set to “1” (all conversions disabled).
DA1C1:0
ADRC1:0
ADLC1:0
res
Address 16
Clock Generator 1 Control—Mode
Data 15
Data 14
Data 13
Data 12
Data 11
Data 10
Data 9
Data 8
C1REF
C1VID
C1PLLG
C1P200
C1X8/7
C1C128
res
res
Data 7
Data 6
Data 5
Data 4
Data 3
Data 2
Data 1
Data 0
C1M7
C1M6
C1M5
C1M4
C1M3
C1M2
C1M1
C1M0
C1REF
Clock Generator 1 Reference Select. Selects the fundamental clock reference used by Clock Generator 1 to
synthesize its “Conversion” (sample) and “Bit” clock rates.
0
= Clocks are referenced to the input on pin XTALI (crystal or master clock input).
Sample clock frequency is defined by Control Register Address 17 and Bit C1X8/7.
Sample clock phase may be shifted by Control Register Address 18.
Bit clock frequency is defined by bits C1M7:0 and C1P200.
Bit C1VID is ignored.
1 = Clocks are referenced to the input on pin SYNC1 (Sync 1 Clock Input).
Sample clock frequency is defined by C1VID and C1M7:0.
Sample clock phase is locked to SYNC1 and cannot be shifted.
Bit clock frequency is defined by bits C1M7:0 and C1P200 unless in Video Lock Mode (C1VID set to “1”)
where the Bit clocks are not produced.
Control Register Addresses 17, 18 and the C1X8/7 bit are ignored.
相關(guān)PDF資料
PDF描述
AD1843JST Serial-Port 16-Bit SoundComm Codec
AD1846JP Low Cost Parallel-Port 16-Bit SoundPort Stereo Codec
AD1849KP Serial-Port 16-Bit SoundPort Stereo Codec
AD1851 16-Bit, 16×Fs PCM Audio DACs(16位,單片PCM音頻D/A轉(zhuǎn)換器)
AD1892JR Integrated Digital Receiver/Rate Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD1843JST 制造商:AD 制造商全稱:Analog Devices 功能描述:Serial-Port 16-Bit SoundComm Codec
AD1845 制造商:AD 制造商全稱:Analog Devices 功能描述:Parallel-Port 16-Bit SoundPort Stereo Codec
AD1845JP 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 2DAC 16-Bit 68-Pin PLCC 制造商:Rochester Electronics LLC 功能描述:16 BIT AUDIO CODEC - Bulk 制造商:Analog Devices 功能描述:IC CODEC 16-BIT AUDIO
AD1845JP-REEL 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 2DAC 16-Bit 68-Pin PLCC T/R
AD1845JPZ 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 2DAC 16-Bit 68-Pin PLCC