- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄364515 > 84221 84221 Quad 10/100 Mbps TX/FX/10BT (PHY) manual 1/99 PDF資料下載
參數(shù)資料
| 型號： | 84221 |
| 英文描述： | 84221 Quad 10/100 Mbps TX/FX/10BT (PHY) manual 1/99 |
| 中文描述： | 84221四10/100 Mbps的TX/FX/10BT（PHY）的手冊1 / 99 |
| 文件頁數(shù)： | 47/70頁 |
| 文件大?。?/td> | 1017K |
| 代理商： | 84221 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當(dāng)前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁
MD400184/A
47
84221
4.4 TRANSMITTER DROOP
The IEEE 802.3 specification has a transmitter output
droop requirement for 100BaseTX. Since the 84221 TP
output is a current source, it has no perceptible droop by
itself. However, the open circuit inductance of the
transformer added to the device transmitter output as
shown in Figure 12 will cause droop to appear at the
transmit interface to the TP wire. If the transformer
connected to the 84221 outputs meets the requirements
in Table 20, the transmit interface to the TP cable will meet
the IEEE 802.3 droop requirements.
4.5 CONTROLLER INTERFACE
4.5.1 General
The 84221 interfaces seemlessly to any standard
controller that has a RMII interface that fully complies with
the specification created by the RMII consortium.
4.5.2 Clocks
The 84221 requires a 50 MHz clock that must be applied
to the CLKIN input. Data is clocked in on the rising edge
of CLKIN.
4.5.3 RMII Disable
The RMII outputs can be placed in the high impedance
state and inputs disabled by setting the RMII disable bit in
the MI serial port Control register. When this bit is set to
the disable state, the TP outputs are both disabled and
transmission is inhibited. The default value of this bit
when the device powers up or is reset is dependent on
the device address. If the device address latched into
PHYAD[4:0] at reset is 11111, it is assumed that the
device is being used in applications where there maybe
more than one device sharing the RMII bus, like external
PHY’s or adapter cards, so the device powers up with the
RMII interface disabled. If the device address latched into
PHYAD[4:0] at reset is not 11111, it is assumed that the
device is being used in an application where it is the only
device on the RMII bus, like hubs, so the device powers
up with the RMII interface enabled.
4.6 REPEATER APPLICATIONS
4.6.1 RMII Based Repeaters
The 84221’s RMII interface can interface to any repeater
controller with a RMII interface. The 84221 does add
additional latency since the internal data path goes
through the unexposed MII interface. So any repeater
implementation has to carefully consider the repeater bit
budget impact due to the additional latency.
4.7 SERIAL PORT
4.7.1 General
The 84221 has a MI serial port to set all of the devices's
configuration inputs and read out the status outputs. Any
external device that has an IEEE 802.3 compliant MI
interface can connect directly to the 84221 without any
glue logic, as shown in Figure 12 and Figure 13.
As described earlier, the MI serial port consists of five
lines: MDC, MDIO, and PHYAD[4:2]. However, only 2
lines, MDC and MDIO, are needed to shift data in and out.
PHYAD[4:2] define the three most significant bits of the
PHY address, as described in the Section 4.7.2, Serial
Port Addressing Section.
4.7.2 Serial Port Addressing
The device address for the MI serial port is selected by
connecting the PHYAD[4:2] pins to the desired value. The
PHYAD[1:0] addresses are internally hardwired for each
channel as shown in both Tables 5 and 7.
4.8 UNMANAGED PORT CONFIGURATION
The 84221 has configuration inputs which can “over-ride”
the default configuration state obtained on POWER-UP or
RESET of the device. Use of these pins ANEG,
SPEED_[3:0], and DPLX_[3:0] allow selection of Global
Autonegotiation, Individual Port Speed (10/100), and
Individual Port Duplex (Full/Half), by properly strapping
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 84221 | Quad 100BaseTX/100BaseFX/10BaseT Physical Layer Device （Highly Integrated Ethernet Transceiver For Twisted Pair And Fiber Ethernet Applications）(四通道100BaseTX/100BaseFX/10BaseT 物理層處理器（高度集成的以太網(wǎng)雙絞線和光纖數(shù)據(jù)收發(fā)器）) |
| 84301 | 84301 4-Port Fast Ethernet Controller manual 3/98 |
| 84301 | 4-Port Fast Ethernet Controller( 4端口快速以太網(wǎng)控制器) |
| 84717000 | MINIATURNAEHERUNGSSCHALTER 4MM GLATT PNP |
| 84717002 | MINIATURNAEHERUNGSSCHALTER M5 PNP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 842225 REV A1 | 制造商:Aavid Thermalloy 功能描述:- Bulk |
| 84222C | 功能描述:固定電感器 2.2uH 2.0A Mini SMT Power RoHS:否 制造商:AVX 電感:10 uH 容差:20 % 最大直流電流:1 A 最大直流電阻:0.075 Ohms 工作溫度范圍:- 40 C to + 85 C 自諧振頻率:38 MHz Q 最小值:40 尺寸:4.45 mm W x 6.6 mm L x 2.92 mm H 屏蔽:Shielded 端接類型:SMD/SMT 封裝 / 箱體:6.6 mm x 4.45 mm |
| 8422303301B | 制造商:ESSEX 功能描述:SPDT 277V. COIL ENCLOSED RELAY |
| 84223C | 功能描述:固定電感器 22uH 0.6A Mini SMT Power RoHS:否 制造商:AVX 電感:10 uH 容差:20 % 最大直流電流:1 A 最大直流電阻:0.075 Ohms 工作溫度范圍:- 40 C to + 85 C 自諧振頻率:38 MHz Q 最小值:40 尺寸:4.45 mm W x 6.6 mm L x 2.92 mm H 屏蔽:Shielded 端接類型:SMD/SMT 封裝 / 箱體:6.6 mm x 4.45 mm |
| 84224C | 功能描述:固定電感器 220uH 0.2A Mini SMT Power RoHS:否 制造商:AVX 電感:10 uH 容差:20 % 最大直流電流:1 A 最大直流電阻:0.075 Ohms 工作溫度范圍:- 40 C to + 85 C 自諧振頻率:38 MHz Q 最小值:40 尺寸:4.45 mm W x 6.6 mm L x 2.92 mm H 屏蔽:Shielded 端接類型:SMD/SMT 封裝 / 箱體:6.6 mm x 4.45 mm |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。