參數(shù)資料
型號: 84221
英文描述: 84221 Quad 10/100 Mbps TX/FX/10BT (PHY) manual 1/99
中文描述: 84221四10/100 Mbps的TX/FX/10BT(PHY)的手冊1 / 99
文件頁數(shù): 28/70頁
文件大?。?/td> 1017K
代理商: 84221
28
MD400184/A
84221
The structure and bit definition of the Control Register is
shown in Table 9. This register stores various configuration
inputs and its bit definition complies with the IEEE 802.3
specifications.
The structure and bit definition of the Status Register is
shown in Table 10. This register contains device
capabilities and status output information and its bit
definition complies with the IEEE 802.3 specifications.
The structure and bit definition of the PHY ID Register 1
and PHY ID Register 2 is shown in Table 11 and Table 12,
respectively. These registers contain an identification code
unique to the 84221 and their bit definition complies with
the IEEE 802.3 specifications.
The structure and bit definition of the Auto Negotiation
Advertisement and Auto Negotiation Remote End
Capability registers is shown in Table 13 and Table 14,
respectively. These registers are used by the Auto
Negotiation algorithm and their bit definition complies with
the IEEE 802.3 specifications.
The structure and bit definition of the Global Configuration
Register is shown in Table 15. This register is common for
all four channels. It stores various configuration inputs.
The structure and bit definition of the Channel
Configuration Register is shown in Table 16. This register
stores various configuration inputs unique to each
channel.
The structure and bit definition of the Channel Status
Output Register is shown in Table 17. This register
contains output status information from each channel.
The structure and bit definition of the Global Interrupt
Mask Register is shown in Table 18. This register is
common for all four channels. Bit 7 is the interrupt
indication. The 7 least significant bits are the Mask bits for
the R/LT status bits in the Channel Status Output
Register.
Register 20 in Table 19 is reserved for factory use only. All
bits must be set to the pre-set default states shown for
normal operation.
2.23.6 Invalid Registers
The registers in locations 6-15 and 21-31 are not
implemented on the device, hence unused. When an
unused register is read, the value returned can be
configured to be either all 0s or all 1s by appropriately
pinstrapping the REGDEF pin.
相關(guān)PDF資料
PDF描述
84221 Quad 100BaseTX/100BaseFX/10BaseT Physical Layer Device (Highly Integrated Ethernet Transceiver For Twisted Pair And Fiber Ethernet Applications)(四通道100BaseTX/100BaseFX/10BaseT 物理層處理器(高度集成的以太網(wǎng)雙絞線和光纖數(shù)據(jù)收發(fā)器))
84301 84301 4-Port Fast Ethernet Controller manual 3/98
84301 4-Port Fast Ethernet Controller( 4端口快速以太網(wǎng)控制器)
84717000 MINIATURNAEHERUNGSSCHALTER 4MM GLATT PNP
84717002 MINIATURNAEHERUNGSSCHALTER M5 PNP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
842225 REV A1 制造商:Aavid Thermalloy 功能描述:- Bulk
84222C 功能描述:固定電感器 2.2uH 2.0A Mini SMT Power RoHS:否 制造商:AVX 電感:10 uH 容差:20 % 最大直流電流:1 A 最大直流電阻:0.075 Ohms 工作溫度范圍:- 40 C to + 85 C 自諧振頻率:38 MHz Q 最小值:40 尺寸:4.45 mm W x 6.6 mm L x 2.92 mm H 屏蔽:Shielded 端接類型:SMD/SMT 封裝 / 箱體:6.6 mm x 4.45 mm
8422303301B 制造商:ESSEX 功能描述:SPDT 277V. COIL ENCLOSED RELAY
84223C 功能描述:固定電感器 22uH 0.6A Mini SMT Power RoHS:否 制造商:AVX 電感:10 uH 容差:20 % 最大直流電流:1 A 最大直流電阻:0.075 Ohms 工作溫度范圍:- 40 C to + 85 C 自諧振頻率:38 MHz Q 最小值:40 尺寸:4.45 mm W x 6.6 mm L x 2.92 mm H 屏蔽:Shielded 端接類型:SMD/SMT 封裝 / 箱體:6.6 mm x 4.45 mm
84224C 功能描述:固定電感器 220uH 0.2A Mini SMT Power RoHS:否 制造商:AVX 電感:10 uH 容差:20 % 最大直流電流:1 A 最大直流電阻:0.075 Ohms 工作溫度范圍:- 40 C to + 85 C 自諧振頻率:38 MHz Q 最小值:40 尺寸:4.45 mm W x 6.6 mm L x 2.92 mm H 屏蔽:Shielded 端接類型:SMD/SMT 封裝 / 箱體:6.6 mm x 4.45 mm