- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄360524 > 7643 IrDA. protocol handler plus endec for DCE Apps, -40C to +85C, 18-SOIC 300mil, TUBE PDF資料下載
參數(shù)資料
| 型號(hào)： | 7643 |
| 英文描述： | IrDA. protocol handler plus endec for DCE Apps, -40C to +85C, 18-SOIC 300mil, TUBE |
| 中文描述： | 7643Group數(shù)據(jù)表數(shù)據(jù)表1369K/JUL.30.03 |
| 文件頁(yè)數(shù)： | 14/120頁(yè) |
| 文件大?。?/td> | 1369K |
| 代理商： | 7643 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)
Rev.1.00 Jul 30, 2003 page 14 of 119
7643 Group
I/O PORTS
Direction Registers
The I/O ports P0–P8 have direction registers which determine the
input/output direction of each individual pin. Each bit in a direction
register corresponds to one pin, each pin can be set to be input port
or output port.
When “0” is written to the bit corresponding to a pin, that pin be-
comes an input pin. When “1” is written to that bit, that pin becomes
an output pin.
If data is read from a pin set to output, the value of the port output
latch is read, not the value of the pin itself. Pins set to input are float-
ing. If a pin set to input is written to, only the port output latch is
written to and the pin remains floating.
Slew Rate Control
By setting bits 0 to 5 of the port control register (address 0010
16
) to
“1”, slew rate control is enabled. VIHL or CMOS level can be used as
a port P2 input level.
Pull-up Control
By setting the port P2 pull-up control register (address 0012
16
), pull-
up of each pin of port P2 can be controlled with a program.
However, the contents of port P2 pull-up control register do not affect
ports programmed as the output ports but as the input ports.
Fig. 11 Structure of port control and port P2 pull-up control
registers
Port control register (address 0010
16
)
PTC
Port P0 to P3 slew rate control bit (
Note 1
)
0: Disabled
1: Enabled
Port P4 slew rate control bit (
Note 1
)
0: Disabled
1: Enabled
Port P5 slew rate control bit (
Note 1
)
0: Disabled
1: Enabled
Port P6 slew rate control bit (
Note 1
)
0: Disabled
1: Enabled
Port P7 slew rate control bit (
Note 1
)
0: Disabled
1: Enabled
Port P8 slew rate control bit (
Note 1
)
0: Disabled
1: Enabled
Port P2 input level select bit
0: Reduced VIHL level input (
Note 2
)
1: CMOS level input
Reserved bit (“0” at read/write)
Notes 1
: The slew rate function can reduce di/dt by modifying an internal
buffer structure.
2
: The characteristics of VIHL level is basically the same as that of
TTL level. But, its switching center point is a little higher than
TTL’s. Refer to section “Recommended operating conditions”.
b0
b7
0
Port P2 pull-up control register
(address 0012
16
) PUP2
b0
b7
Port P2
0
pull-up control bit
0: Disabled
1: Enabled
Port P2
1
pull-up control bit
0: Disabled
1: Enabled
Port P2
2
pull-up control bit
0: Disabled
1: Enabled
Port P2
3
pull-up control bit
0: Disabled
1: Enabled
Port P2
4
pull-up control bit
0: Disabled
1: Enabled
Port P2
5
pull-up control bit
0: Disabled
1: Enabled
Port P2
6
pull-up control bit
0: Disabled
1: Enabled
Port P2
7
pull-up control bit
0: Disabled
1: Enabled
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 765-11-(SERIES) | Analog IC |
| 765-11-20K | Analog IC |
| 765-11-25A | Analog IC |
| 765-11E | 8 BIT INPUT/OUTPUT EXPANDER, I2C INTERFACE, -40C to +125C, 20-QFN, TUBE |
| 765-11R | 8-bit I/O Expander with I2C Interface., -40C to +125C, 18-SOIC 300mil, TUBE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 764-3"x36yd-Red | 功能描述:膠帶 764 RED 3X36 YD BULK RoHS:否 制造商:3M Electronic Specialty 產(chǎn)品:Tapes 類(lèi)型:Shielding 描述/功能:EMI/RFI Foil Shielding Tape 顏色: 材料:Copper Foil 寬度:1 in x 18 yds |
| 764-3"x36yd-White | 功能描述:膠帶 WHITE 3X36YD BULK RoHS:否 制造商:3M Electronic Specialty 產(chǎn)品:Tapes 類(lèi)型:Shielding 描述/功能:EMI/RFI Foil Shielding Tape 顏色: 材料:Copper Foil 寬度:1 in x 18 yds |
| 764-3"x36yd-Yellow | 功能描述:膠帶 764 YELLOW 3X36 YD BULK RoHS:否 制造商:3M Electronic Specialty 產(chǎn)品:Tapes 類(lèi)型:Shielding 描述/功能:EMI/RFI Foil Shielding Tape 顏色: 材料:Copper Foil 寬度:1 in x 18 yds |
| 7643_06 | 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:8-BIT SINGLE-CHIP MICROCOMPUTER |
| 76430 | 制造商:Brady Corporation 功能描述:TAPE, BARRICADE, BLACK/PHOSPHORESCENT, 2INX5YD; Tape Type:Safety, Hazard Warning; Tape Backing Material:Polyester Film; Tape Width - Metric:50.8mm; Tape Width - Imperial:2"; Tape Length - Metric:4.572m; Tape Length - Imperial:5yard ;RoHS Compliant: NA |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。