List of Figures
Technical Data
MC68HC912DG128 — Rev 3.0
16
List of Figures
MOTOROLA
13-5
Block Diagram for Port7 with Output compare / Pulse
Accumulator A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .213
C3F-C0F Interrupt Flag Setting . . . . . . . . . . . . . . . . . . . . . . .213
Multiple Serial Interface Block Diagram . . . . . . . . . . . . . . . . .250
Serial Communications Interface Block Diagram . . . . . . . . . .251
Serial Peripheral Interface Block Diagram . . . . . . . . . . . . . . .263
SPI Clock Format 0 (CPHA = 0). . . . . . . . . . . . . . . . . . . . . . .264
SPI Clock Format 1 (CPHA = 1). . . . . . . . . . . . . . . . . . . . . . .265
Normal Mode and Bidirectional Mode. . . . . . . . . . . . . . . . . . .266
IIC Block Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .275
IIC Transmission Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . .276
IIC Clock Synchronization. . . . . . . . . . . . . . . . . . . . . . . . . . . .280
Flow-Chart of Typical IIC Interrupt Routine . . . . . . . . . . . . . .295
Analog-to-Digital Converter Block Diagram . . . . . . . . . . . . . .298
The CAN System . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .313
User Model for Message Buffer Organization. . . . . . . . . . . . .316
32-bit Maskable Identifier Acceptance Filters. . . . . . . . . . . . .320
16-bit Maskable Acceptance Filters . . . . . . . . . . . . . . . . . . . .320
8-bit Maskable Acceptance Filters . . . . . . . . . . . . . . . . . . . . .321
SLEEP Request / Acknowledge Cycle . . . . . . . . . . . . . . . . . .327
Clocking Scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .329
Segments within the Bit Time. . . . . . . . . . . . . . . . . . . . . . . . .331
CAN Standard Compliant Bit Time Segment Settings . . . . . .331
17-10 msCAN12 Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . .332
17-11 Message Buffer Organization. . . . . . . . . . . . . . . . . . . . . . . . .333
17-12 Receive/Transmit Message Buffer Extended Identifier. . . . . .334
17-13 Standard Identifier Mapping . . . . . . . . . . . . . . . . . . . . . . . . . .335
17-14 Identifier Acceptance Registers (1st bank). . . . . . . . . . . . . . .351
17-15 Identifier Acceptance Registers (2nd bank) . . . . . . . . . . . . . .351
17-16 Identifier Mask Registers (1st bank). . . . . . . . . . . . . . . . . . . .352
17-17 Identifier Mask Registers (2nd bank) . . . . . . . . . . . . . . . . . . .352
18-1
BDM Host to Target Serial Bit Timing. . . . . . . . . . . . . . . . . . .359
18-2
BDM Target to Host Serial Bit Timing (Logic 1) . . . . . . . . . . .359
18-3
BDM Target to Host Serial Bit Timing (Logic 0) . . . . . . . . . . .360
19-1
V
FP
Conditioning Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . .393
19-2
V
FP
Operating Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .394
19-3
Timer Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .395
19-4
POR and External Reset Timing Diagram . . . . . . . . . . . . . . .396
13-6
14-1
14-2
14-3
14-4
14-5
14-6
15-1
15-2
15-3
15-4
16-1
17-1
17-2
17-3
17-4
17-5
17-6
17-7
17-8
17-9
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.