- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄293971 > 5962-9205805QXA (TEXAS INSTRUMENTS INC) 32-BIT, 60 MHz, OTHER DSP, CPGA141 PDF資料下載
參數(shù)資料
| 型號： | 5962-9205805QXA |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | 32-BIT, 60 MHz, OTHER DSP, CPGA141 |
| 封裝： | STAGGERED, CERAMIC, PGA-141 |
| 文件頁數(shù)： | 7/54頁 |
| 文件大?。?/td> | 1033K |
| 代理商： | 5962-9205805QXA |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
SMJ320C31, SMJ320LC31, SMQ320LC31
DIGITAL SIGNAL PROCESSORS
SGUS026G APRIL 1998 REVISED SEPTEMBER 2006
15
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
PARAMETER MEASUREMENT INFORMATION
Tester Pin
Electronics
VLoad
IOL
CT
IOH
Output
Under
Test
Where:
IOL
= 2 mA (all outputs)
IOH
= 300
A (all outputs)
VLOAD = Selected to emulate 50- termination (typical value = 1.54 V).
CT
= 80-pF typical load-circuit capacitance
Figure 4. SMJ320C31 Test Load Circuit
signal transition levels for ’C31 (see Figure 5 and Figure 6)
TTL-level outputs are driven to a minimum logic-high level of 2.4 V and to a maximum logic-low level of 0.6 V.
Output transition times are specified as follows:
D For a high-to-low transition on a TTL-compatible output signal, the level at which the output is said to be
no longer high is 2 V and the level at which the output is said to be low is 1 V.
D For a low-to-high transition, the level at which the output is said to be no longer low is 1 V and the level at
which the output is said to be high is 2 V.
0.6 V
1 V
2 V
2.4 V
Figure 5. TTL-Level Outputs
Transition times for TTL-compatible inputs are specified as follows:
D For a high-to-low transition on an input signal, the level at which the input is said to be no longer high is
2.1 V and the level at which the input is said to be low is 0.8 V.
D For a low-to-high transition on an input signal, the level at which the input is said to be no longer low is
0.8 V and the level at which the input is said to be high is 2.1 V.
0.8 V
2.1 V
Figure 6. TTL-Level Inputs
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5962-9309101HYA | EEPROM 5V MODULE, CDIP32 |
| 5962-9315302MXX | 4K X 9 MULTI-PORT SRAM, 25 ns, CQCC |
| 596287663012X | ACT SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, CQCC20 |
| 5962D0053605QYX | 512K X 8 STANDARD SRAM, 20 ns, CDFP36 |
| 5962D1022901QXC | 64M X 40 SYNCHRONOUS DRAM, 5.4 ns, CQFP128 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962-9205805QYA | 制造商:Texas Instruments 功能描述:DSP FLOATING PT 32BIT 60MHZ 30MIPS 132CFPAK - Rail/Tube |
| 596292062012MYC | 制造商:ALTERA 功能描述:EPM5192GM883B |
| 5962-92062012MYC | 制造商:ALTERA 功能描述:EPM5192GM883B |
| 5962-9206201MYC | 制造商:Cypress Semiconductor 功能描述:CPLD 192 Macro Cells 0.8um (CMOS) Technology 5V 84-Pin Windowed PGA |
| 5962-9206202MYC | 制造商:e2v Aerospace & Defense 功能描述:CPLD, UV ERASABLE, 192-MACROCELL, 30 NS PROP. DELAY TIME |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。