- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄293971 > 5962-9205805QXA (TEXAS INSTRUMENTS INC) 32-BIT, 60 MHz, OTHER DSP, CPGA141 PDF資料下載
參數(shù)資料
| 型號： | 5962-9205805QXA |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | 32-BIT, 60 MHz, OTHER DSP, CPGA141 |
| 封裝： | STAGGERED, CERAMIC, PGA-141 |
| 文件頁數(shù)： | 14/54頁 |
| 文件大?。?/td> | 1033K |
| 代理商： | 5962-9205805QXA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
SMJ320C31, SMJ320LC31, SMQ320LC31
DIGITAL SIGNAL PROCESSORS
SGUS026G APRIL 1998 REVISED SEPTEMBER 2006
21
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
memory read/write timing
The following table defines memory read/write timing parameters for STRB.
timing parameters for memory (STRB = 0) read/write (see Figure 14 and Figure 15)
NO.
’C31-40
’LC31-40
’C31-50
’C31-60
UNIT
NO.
MIN
MAX
MIN
MAX
MIN
MAX
UNIT
12
td(H1L-SL)
Delay time, H1 low to STRB low
0*
6
0*
5
0*
5
ns
13
td(H1L-SH)
Delay time, H1 low to STRB high
0*
6
0*
5
0*
5
ns
14
td(H1H-RWL)R
Delay time, H1 high to R/W low (read)
0*
9
0*
7
0*
6
ns
15
td(H1L-A)
Delay time, H1 low to A valid
0*
10
0*
10
0*
8
ns
16
tsu(D-H1L)R
Setup time, D before H1 low (read)
14
10
9
ns
17
th(H1L-D)R
Hold time, D after H1 low (read)
0
ns
18
tsu(RDY-H1H)
Setup time, RDY before H1 high
8
6
5
ns
19
th(H1H-RDY)
Hold time, RDY after H1 high
0
ns
20
td(H1H-RWH)W
Delay time, H1 high to R/W high (write)
9
7
6
ns
21
tv(H1L-D)W
Valid time, D after H1 low (write)
17
14
12
ns
22
th(H1H-D)W
Hold time, D after H1 high (write)
0
ns
23
td(H1H-A)W
Delay time, H1 high to A valid on back-to-back
write cycles (write)
15
14
10
ns
24
td(A-RDY)
Delay time, RDY from A valid
7*
6*
ns
See Figure 16 for address bus timing variation with load capacitance greater than typical load-circuit capacitance (CT = 80 pF).
* This parameter is not production tested.
12
14
15
13
16
17
19
18
H3
H1
R/W
A
D
RDY
STRB
24
NOTE A: STRB remains low during back-to-back read operations.
Figure 14. Timing for Memory (STRB = 0) Read
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5962-9309101HYA | EEPROM 5V MODULE, CDIP32 |
| 5962-9315302MXX | 4K X 9 MULTI-PORT SRAM, 25 ns, CQCC |
| 596287663012X | ACT SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, CQCC20 |
| 5962D0053605QYX | 512K X 8 STANDARD SRAM, 20 ns, CDFP36 |
| 5962D1022901QXC | 64M X 40 SYNCHRONOUS DRAM, 5.4 ns, CQFP128 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962-9205805QYA | 制造商:Texas Instruments 功能描述:DSP FLOATING PT 32BIT 60MHZ 30MIPS 132CFPAK - Rail/Tube |
| 596292062012MYC | 制造商:ALTERA 功能描述:EPM5192GM883B |
| 5962-92062012MYC | 制造商:ALTERA 功能描述:EPM5192GM883B |
| 5962-9206201MYC | 制造商:Cypress Semiconductor 功能描述:CPLD 192 Macro Cells 0.8um (CMOS) Technology 5V 84-Pin Windowed PGA |
| 5962-9206202MYC | 制造商:e2v Aerospace & Defense 功能描述:CPLD, UV ERASABLE, 192-MACROCELL, 30 NS PROP. DELAY TIME |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。