參數(shù)資料
型號: 5962-9205805QXA
廠商: TEXAS INSTRUMENTS INC
元件分類: 數(shù)字信號處理
英文描述: 32-BIT, 60 MHz, OTHER DSP, CPGA141
封裝: STAGGERED, CERAMIC, PGA-141
文件頁數(shù): 36/54頁
文件大?。?/td> 1033K
代理商: 5962-9205805QXA
SMJ320C31, SMJ320LC31, SMQ320LC31
DIGITAL SIGNAL PROCESSORS
SGUS026G APRIL 1998 REVISED SEPTEMBER 2006
41
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
general-purpose I/O timing
Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0 / 1. The contents of the internal
control registers associated with each peripheral define the modes for these pins.
peripheral pin I/O timing
The table, timing parameters for peripheral pin general-purpose I/O, defines peripheral pin general-purpose I/O
timing parameters.
timing requirements for peripheral pin general-purpose I/O (see Note 6 and Figure 29)
NO.
’C31-33
’C31-40
’LC31-40
’C31-50
’C31-60
UNIT
NO.
MIN
MAX
MIN
MAX
MIN
MAX
MIN
MAX
UNIT
81
tsu(GPIO-H1L)
Setup time, general-purpose input
before H1 low
12
10
9
8
ns
82
th(H1L-GPIO)
Hold time, general-purpose input after
H1 low
0
ns
83
td(H1H-GPIO)
Delay time, general-purpose output
after H1 high
15
13
10
8
ns
NOTE 6: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0 / 1. The modes of these pins are defined by the contents
of internal-control registers associated with each peripheral.
Peripheral
Pin
(see Note A)
H1
H3
83
81
82
NOTE A: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1.
Figure 29. Timing for Peripheral Pin General-Purpose I/O
相關(guān)PDF資料
PDF描述
5962-9309101HYA EEPROM 5V MODULE, CDIP32
5962-9315302MXX 4K X 9 MULTI-PORT SRAM, 25 ns, CQCC
596287663012X ACT SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, CQCC20
5962D0053605QYX 512K X 8 STANDARD SRAM, 20 ns, CDFP36
5962D1022901QXC 64M X 40 SYNCHRONOUS DRAM, 5.4 ns, CQFP128
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
5962-9205805QYA 制造商:Texas Instruments 功能描述:DSP FLOATING PT 32BIT 60MHZ 30MIPS 132CFPAK - Rail/Tube
596292062012MYC 制造商:ALTERA 功能描述:EPM5192GM883B
5962-92062012MYC 制造商:ALTERA 功能描述:EPM5192GM883B
5962-9206201MYC 制造商:Cypress Semiconductor 功能描述:CPLD 192 Macro Cells 0.8um (CMOS) Technology 5V 84-Pin Windowed PGA
5962-9206202MYC 制造商:e2v Aerospace & Defense 功能描述:CPLD, UV ERASABLE, 192-MACROCELL, 30 NS PROP. DELAY TIME