- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371435 > 28F640J5 (Intel Corp.) 5 V Intel StrataFlash Memory(5V 64M位英特爾StrataFlash閃速存儲器) PDF資料下載
參數(shù)資料
| 型號： | 28F640J5 |
| 廠商： | Intel Corp. |
| 英文描述： | 5 V Intel StrataFlash Memory(5V 64M位英特爾StrataFlash閃速存儲器) |
| 中文描述： | 5伏特英特爾StrataFlash存儲器（5V的6400位英特爾的StrataFlash閃速存儲器） |
| 文件頁數(shù)： | 32/53頁 |
| 文件大?。?/td> | 272K |
| 代理商： | 28F640J5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
28F320J5/28F640J5
E
32
PRELIMINARY
Table 16. Status Register Definitions
WSMS
ESS
ECLBS
PSLBS
VPENS
R
DPS
R
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
High Z
When
Busy
Status Register Bits
NOTES:
No
Yes
Yes
Yes
Yes
Yes
Yes
Yes
SR.7 = WRITE STATE MACHINE STATUS
1 = Ready
0 = Busy
SR.6 = ERASE SUSPEND STATUS
1 = Block Erase Suspended
0 = Block Erase in Progress/Completed
SR.5 = ERASE AND CLEAR LOCK-BITS
STATUS
1 = Error in Block Erasure or Clear Lock-Bits
0 = Successful Block Erase or Clear Lock-Bits
SR.4 = PROGRAM AND SET LOCK-BIT STATUS
1 = Error in Programming or Set Master/Block
Lock-Bit
0 = Successful Programming or Set
Master/Block Lock Bit
SR.3 = PROGRAMMING VOLTAGE STATUS
1 = Low Programming Voltage Detected,
Operation Aborted
0 = Programming Voltage OK
SR.2 = RESERVED FOR FUTURE
ENHANCEMENTS
SR.1 = DEVICE PROTECT STATUS
1 = Master Lock-Bit, Block Lock-Bit and/or
RP# Lock Detected, Operation Abort
0 = Unlock
SR.0 = RESERVED FOR FUTURE
ENHANCEMENTS
Check STS or SR.7 to determine block
erase, program, or lock-bit configuration
completion. SR.6
–SR.0 are not driven while
SR.7 = “0.”
If both SR.5 and SR.4 are “1”s after a block
erase or lock-bit configuration attempt, an
improper command sequence was entered.
SR.3 does not provide a continuous
programming voltage level indication. The
WSM interrogates and indicates the
programming voltage level only after Block
Erase, Program, Set Block/Master Lock-Bit,
or Clear Block Lock-Bits command
sequences.
SR.1 does not provide a continuous
indication of master and block lock-bit
values. The WSM interrogates the master
lock-bit, block lock-bit, and RP# only after
Block Erase, Program, or Lock-Bit
configuration command sequences. It
informs the system, depending on the
attempted operation, if the block lock-bit is
set, master lock-bit is set, and/or RP# is not
V
HH
. Read the block lock and master lock
configuration codes using the Read
Identifier Codes command to determine
master and block lock-bit status.
SR.2 and SR.0 are reserved for future use
and should be masked when polling the
status register.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 28F400B3 | SMART 3 ADVANCED BOOT BLOCK WORD-WIDE |
| 28F400BL-TB | 4-MBlT (256K x 16, 512K x 8) LOW-POWER BOOT BLOCK FLASH MEMORY FAMILY |
| 28F400BV-TB | 4-MBIT (256K X 16, 512K X 8)SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| 28F400BX-TB | 4-MBIT (256K X 16, 512K X 8) BOOT BLOCK FLASH MEMORY FAMILY |
| 28F410-100M1 | 4M-BIT (512K X 8) CMOS FLASH MEMORY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 28F640L18 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:StrataFlash Wireless Memory |
| 28F640L30 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:1.8 Volt Intel StrataFlash㈢ Wireless Memory with 3.0-Volt I/O (L30) |
| 28F640P3 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel StrataFlash Embedded Memory |
| 28F640W30 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:1.8 Volt Intel Wireless Flash Memory with 3 Volt I/O and SRAM (W30) |
| 28F650 | 制造商:Cinch Connectors 功能描述:1 Lug Terminal Strip |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。