參數(shù)資料
型號： 28222-14
廠商： Conexant Systems, Inc.
英文描述： ATM Transmitter/Receiver with UTOPIA Interface
中文描述： 自動柜員機(jī)發(fā)射機(jī)/接收機(jī)的UTOPIA接口
文件頁數(shù)： 80/161頁
文件大小： 1832K
代理商： 28222-14
while the data link transmitter reads from the other half of the buffer. This gives
the processor at least 160
μ
s (at the fastest byte rate) to assemble the next four
bytes of message for transmission before the next interrupt is issued. Interrupts
are issued each time the transmitter circuitry reaches a 4-byte buffer boundary.
The transmitter should be initialized with the DL_CTRL_STAT register bits
6
–
0 written to zero. This enables the transmitter to send idle flags on the data link.
No interrupts are generated when the data link is sending idle flags, thus no
processor intervention is required until a message is to be sent.
2.0 Functional Description
CN8223
2.8 FEAC Channel and HDLC Data Link Programming
ATM Transmitter/Receiver with UTOPIA Interface
2-46
Conexant
100046C
The transmitter implements an HDLC data link per ITU standard Q.921. The
functions provided by the data link transmitter circuitry are transparency zero
stuffing, Frame Check Sequence (FCS) generation, idle flag generation, and abort
flag generation. There are no restrictions on the total length of the message.
Q.921 requires that all messages be an integral number of 8-bit bytes. The
transmitter can only transmit 8-bit bytes. The byte transmission times for the
transmitter are approximately those shown in
Table 2-28
.
An 8-byte buffer (organized as four 16-bit words) is provided for the transmit
data link channel
to minimize processor interruptions. This buffer is located at
addresses 0x5C through 0x5F. Byte 0 is the least significant byte of 0x5C, byte 1
is the most significant byte of 0x5C, byte 2 is the least significant byte of 0x5D,
etc. Filling of this buffer is accomplished by the processor in the same manner as
writing to control registers. This buffer can be read as well as written to verify
contents. The buffer is divided into two halves to reduce the real-time
requirements on the processor. The processor loads four bytes (2 words) at a time,
2.8.3.1 Sending a
Message
Beginning with an idle channel, the processor writes the first four bytes of
message data to the TX_DL_BUFFER. The first two bytes of data to be
transmitted should be written to 0x5C. The message is written to the buffer in
ascending order starting at 0x5C and ending at 0x5F. The least significant bit
(LSB) in each byte is transmitted first. This buffer can be written well before the
message is to be sent, if desired. After the first block of data is present in the
buffer memory, the processor writes to the DL_CTRL_STAT register to begin
transmission:
Send Message = 1
TxBytes[2:0] = 3
Send FCS = 0
Abort Message = 0
Table 2-28. Byte Transmission Times for Transmitter
Mode
Byte Transmission Times
DS3 C bit Parity
284
μ
s
G.751 E3
357
μ
s
G.832 E3, E4
125
μ
s
STS-1
125
μ
s
STS-3c/STM-1
42
μ
s
相關(guān)PDF資料
PDF描述
28233-11 ATM Transmitter/Receiver with UTOPIA Interface
28C010TRPDB-12 150 x 32 pixel format, LED Backlight available
28C010TRT1DE-15 1 Megabit (128K x 8-Bit) EEPROM
28C010TRT1DE-20 1 Megabit (128K x 8-Bit) EEPROM
28C010TRT1FB-15 1 Megabit (128K x 8-Bit) EEPROM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
282222-003 制造商:TE Connectivity 功能描述:81044/12-16-2 - Cable Rools/Shrink Tubing
282223-003 制造商:TE Connectivity 功能描述:81044/12-16-3 - Cable Rools/Shrink Tubing
282224-003 制造商:TE Connectivity 功能描述:81044/12-16-4 - Cable Rools/Shrink Tubing
282224-1 功能描述:汽車連接器 ECONOSEAL RCPT CONT .5MM RoHS:否 制造商:Amphenol SINE Systems 產(chǎn)品:Contacts 系列:ATP 位置數(shù)量: 型式:Female 安裝風(fēng)格: 端接類型: 觸點(diǎn)電鍍:Nickel
282225-001 制造商:TE Connectivity 功能描述:81044/12-16-5 - Cable Rools/Shrink Tubing
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*