- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370035 > 28222-14 (Conexant Systems, Inc.) ATM Transmitter/Receiver with UTOPIA Interface PDF資料下載
參數(shù)資料
| 型號： | 28222-14 |
| 廠商： | Conexant Systems, Inc. |
| 英文描述： | ATM Transmitter/Receiver with UTOPIA Interface |
| 中文描述： | 自動柜員機發(fā)射機/接收機的UTOPIA接口 |
| 文件頁數(shù)： | 64/161頁 |
| 文件大?。?/td> | 1832K |
| 代理商： | 28222-14 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁當前第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁
detection is always performed. Error correction must be disabled if HEC
Coverage [bit 1] in CONFIG_3 [0x03] is set for SMDS/802.6 mode, or if Enable
HEC Coset [bit 0] in CONFIG_3 is not enabled.
Header Only Output [bit 12] in CELL_VAL enables a 5-octet output mode on
Port 3. Only the 4 header octets of cells addressed to Port 3 and the status octet in
Table 2-19
are output to the FIFO port. In 53-octet cell formats, if status output is
enabled with Header Only Output, none of the other ports should be programmed
for 53-octet output.
Enable Status Octet [bit 13] in CELL_VAL sends a status octet to FIFO Port 3.
It should only be used in 53-octet output mode. When this bit is set, the HEC octet
position in the FIFO output data is omitted, and a status word as shown in
Table 2-19
is appended to the end of the cell as octet number 53. In 53-octet cell
formats, if status output is enabled with the Enable Status Octet bit, none of the
other ports should be programmed for 53-octet output.
The status word contains indications of Port 3 header and payload errors as
well as VCI/VPI match information for the other three ports for each cell
received. The status word bits are set only if the corresponding failure occurs and
the check for that failure is enabled. The User Data Bit is derived from the PT
field in the header as shown in
Table 2-20
and can be used as an AAL5 EOM
marker. These two Port 3 output options are available only if none of the ports are
set to 57-octet output mode.
2.0 Functional Description
CN8223
2.6 ATM Cell Processing
ATM Transmitter/Receiver with UTOPIA Interface
2-30
Conexant
100046C
2.6.2.1 HEC Alignment
In 53-octet mode, either the internal framer or the parallel input provides octet
alignment information to the HEC alignment state machine. Each octet position is
then searched for correct HEC alignment to determine cell delineation. The HEC
alignment framing state machine is given in ITU I.432. Three states are present:
hunt, pre-sync, and sync. The hunt state is entered when seven consecutive
errored HEC patterns are found at the current alignment location. The pre-sync
state is entered when a candidate position contains the correct HEC pattern. The
sync state is entered when six consecutive, correct HEC patterns at the candidate
location are found.
The HEC state machine can be altered to include state integration by setting
the Integrate HEC Framing control bit in CONFIG_5. When this bit is set, the
state machine has two additional states: OCD Anomaly and Verification. The
OCD Anomaly state is entered when seven consecutive errored HEC patterns are
found at the current alignment location. OCD Anomaly status is indicated in bit
10 of CONFIG_5. After an integration time of X ms in the OCD Anomaly state,
the LCD defect state is entered. The LCD defect state is indicated in bit 8 of
LINE_STATUS [0x38] and on the LOCD output pin. The verification state is
entered when six consecutive, correct HEC patterns at the candidate location are
found. After
x
ms in the verification state, the sync state is entered. The value of
x
is 4 ms for SONET/SDH modes and 2.5 ms for DS3 mode. This integration time
is counted from the 8 kHz reference input on the 8KCKI input pin. A rising edge
must be present on this input every 125
μ
s for proper integration in this state
machine.
2.6.2.2 CELL_VAL
Control Register
Cell validation refers to the error checking of received cells prior to output to the
FIFO interface. It is controlled via the CELL_VAL register [0x14]. Per-port
output mode selects 48-, 52-, 53-, or 57-octet modes for each of the four ports.
Enable HEC Correction [bit 8] enables the HEC correction mode for single-bit
header errors. If this bit is set to zero, then no correction is performed, but error
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 28233-11 | ATM Transmitter/Receiver with UTOPIA Interface |
| 28C010TRPDB-12 | 150 x 32 pixel format, LED Backlight available |
| 28C010TRT1DE-15 | 1 Megabit (128K x 8-Bit) EEPROM |
| 28C010TRT1DE-20 | 1 Megabit (128K x 8-Bit) EEPROM |
| 28C010TRT1FB-15 | 1 Megabit (128K x 8-Bit) EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 282222-003 | 制造商:TE Connectivity 功能描述:81044/12-16-2 - Cable Rools/Shrink Tubing |
| 282223-003 | 制造商:TE Connectivity 功能描述:81044/12-16-3 - Cable Rools/Shrink Tubing |
| 282224-003 | 制造商:TE Connectivity 功能描述:81044/12-16-4 - Cable Rools/Shrink Tubing |
| 282224-1 | 功能描述:汽車連接器 ECONOSEAL RCPT CONT .5MM RoHS:否 制造商:Amphenol SINE Systems 產(chǎn)品:Contacts 系列:ATP 位置數(shù)量: 型式:Female 安裝風(fēng)格: 端接類型: 觸點電鍍:Nickel |
| 282225-001 | 制造商:TE Connectivity 功能描述:81044/12-16-5 - Cable Rools/Shrink Tubing |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。