參數(shù)資料
型號： 12CE673
廠商： Microchip Technology Inc.
英文描述： HookUp/Lead Wire; Conductor Size AWG:18; No. Strands x Strand Size:65 x 36; Jacket Color:Black; Conductor Material:Copper; Jacket Material:Rubber; Leaded Process Compatible:Yes; Number of Conductors:1; Outer Diameter:0.144" RoHS Compliant: Yes
中文描述： 8引腳，8位CMOS微控制器與A / D轉(zhuǎn)換器和EEPROM數(shù)據(jù)存儲器
文件頁數(shù)： 27/116頁
文件大小： 671K
代理商： 12CE673
1998 Microchip Technology Inc.
Preliminary
DS40181B-page 27
PIC12CE67X
6.0
EEPROM PERIPHERAL
OPERATION
The PIC12CE673 and PIC12CE674 each have 16
bytes of EEPROM data memory. The EEPROM mem-
ory has an endurance of 1,000,000 erase/write cycles
and a data retention of greater than 40 years. The
EEPROM data memory supports a bi-directional 2-wire
bus and data transmission protocol. These two-wires
are serial data (SDA) and serial clock (SCL), that are
mapped to bit6 and bit7, respectively, of the GPIO reg-
ister (SFR 06h). Unlike the GP0-GP5 that are con-
nected to the I/O pins, SDA and SCL are only
connected to the internal EEPROM peripheral. For
most applications, all that is required is calls to the fol-
lowing functions:
; Byte_Write: Byte write routine
;
Inputs: EEPROM Address
;
EEPROM Data
;
Outputs:
;
; Read_Current: Read EEPROM at address
currently held by EE device.
;
Inputs: NONE
;
Outputs:
EEPROM Data
;
Return 01 in W if OK, else
return 00 in W
;
; Read_Random: Read EEPROM byte at supplied
address
;
Inputs: EEPROM Address
;
Outputs:
EEPROM Data
;
Return 01 in W if OK,
else return 00 in W
The code for these functions is available on our web
site (www.microchip.com). The code will be accessed
by either including the source code FL67XINC.ASM or
by linking FLASH67X.ASM. FLASH62.IMC provides
external definition to the calling program.
EEADDR
EEDATA
Return 01 in W if OK, else
return 00 in W
EEDATA
EEADDR
EEDATA
6.0.1
SERIAL DATA
SDA is a bi-directional pin used to transfer addresses
and data into and data out of the device.
For normal data transfer SDA is allowed to change only
during SCL low. Changes during SCL high are
reserved for indicating the START and STOP condi-
tions.
6.0.2
SERIAL CLOCK
This SCL input is used to synchronize the data transfer
from and to the EEPROM.
6.1
BUS CHARACTERISTICS
The following
bus protocol
is to be used with the
EEPROM data memory. In this section, the term “pro-
cessor” is used to denote the portion of the
PIC12CE67X that interfaces to the EEPROM via soft-
ware.
Data transfer may be initiated only when the bus
is not busy.
During data transfer, the data line must remain stable
whenever the clock line is HIGH. Changes in the data
line while the clock line is HIGH will be interpreted as a
START or STOP condition.
Accordingly, the following bus conditions have been
defined (Figure 6-1).
6.1.1
BUS NOT BUSY (A)
Both data and clock lines remain HIGH.
6.1.2
START DATA TRANSFER (B)
A HIGH to LOW transition of the SDA line while the
clock (SCL) is HIGH determines a START condition. All
commands must be preceded by a START condition.
6.1.3
STOP DATA TRANSFER (C)
A LOW to HIGH transition of the SDA line while the
clock (SCL) is HIGH determines a STOP condition. All
operations must be ended with a STOP condition.
6.1.4
DATA VALID (D)
The state of the data line represents valid data when,
after a START condition, the data line is stable for the
duration of the HIGH period of the clock signal.
The data on the line must be changed during the LOW
period of the clock signal. There is one bit of data per
clock pulse.
Each data transfer is initiated with a START condition
and terminated with a STOP condition. The number of
the data bytes transferred between the START and
STOP conditions is determined by the processor
device and is theoretically unlimited.
6.1.5
ACKNOWLEDGE
The EEPROM, when addressed, will generate an
acknowledge after the reception of each byte. The pro-
cessor must generate an extra clock pulse which is
associated with this acknowledge bit.
The device that acknowledges has to pull down the
SDA line during the acknowledge clock pulse in such a
way that the SDA line is stable LOW during the HIGH
period of the acknowledge related clock pulse. Of
course, setup and hold times must be taken into
account. The processor must signal an end of data to
the EEPROM by not generating an acknowledge bit on
the last byte that has been clocked out of the EEPROM.
In this case, the EEPROM must leave the data line
HIGH to enable the processor to generate the STOP
condition (Figure 6-2).
Note:
Acknowledge bits are not generated if an
internal programming cycle is in progress.
相關(guān)PDF資料
PDF描述
12CGQ150 SCHOTTKY RECTIFIER
12CTQ030 12 AMP DUAL SCHOTTKY CENTER TAP RECTIFIERS
12CTQ SCHOTTKY RECTIFIER
12CTQ035-1 SCHOTTKY RECTIFIER
12CTQ035S SCHOTTKY RECTIFIER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
12CEX57E1A 制造商:GE 功能描述:RELAY
12CGQ150 制造商:International Rectifier 功能描述:Diode Schottky 150V 35A 3-Pin(3+Tab) TO-254AA 制造商:International Rectifier 功能描述:SCHOTTKY 150V 35A 3PIN TO-254AA - Bulk 制造商:International Rectifier 功能描述:SCHOTTKY RECTIFIER CMN CTHD 35A TO-254AA; Diode Type:Schottky; Diode Configuration:Dual Common Cathode; Repetitive Reverse Voltage Vrrm Max:150V; Forward Current If(AV):35A; Forward Voltage VF Max:1.6V; No. of Pins:3 ;RoHS Compliant: No
12CGQ150SCS 制造商:International Rectifier 功能描述:Diode Schottky 150V 35A 3-Pin(3+Tab) TO-254AA 制造商:International Rectifier 功能描述:SCHOTTKY 150V 35A 3PIN TO-254AA - Bulk
12CGQ150SCV 制造商:International Rectifier 功能描述:Diode Schottky 150V 35A 3-Pin(3+Tab) TO-254AA 制造商:Unity Microelectronics Inc 功能描述:SCHOTTKY DIODE, HI-REL, QIRL 制造商:International Rectifier 功能描述:SCHOTTKY 150V 35A 3PIN TO-254AA - Bulk
12CGQ150SCX 制造商:International Rectifier 功能描述:SCHOTTKY 150V 35A 3PIN TO-254AA - Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*