- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368705 > 12CE673 (Microchip Technology Inc.) HookUp/Lead Wire; Conductor Size AWG:18; No. Strands x Strand Size:65 x 36; Jacket Color:Black; Conductor Material:Copper; Jacket Material:Rubber; Leaded Process Compatible:Yes; Number of Conductors:1; Outer Diameter:0.144" RoHS Compliant: Yes PDF資料下載
參數(shù)資料
| 型號： | 12CE673 |
| 廠商： | Microchip Technology Inc. |
| 英文描述： | HookUp/Lead Wire; Conductor Size AWG:18; No. Strands x Strand Size:65 x 36; Jacket Color:Black; Conductor Material:Copper; Jacket Material:Rubber; Leaded Process Compatible:Yes; Number of Conductors:1; Outer Diameter:0.144" RoHS Compliant: Yes |
| 中文描述： | 8引腳，8位CMOS微控制器與A / D轉(zhuǎn)換器和EEPROM數(shù)據(jù)存儲器 |
| 文件頁數(shù)： | 25/116頁 |
| 文件大?。?/td> | 671K |
| 代理商： | 12CE673 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁
1998 Microchip Technology Inc.
Preliminary
DS40181B-page 25
PIC12CE67X
5.0
I/O PORT
As with any other register, the I/O register can be
written and read under program control. However,
read instructions (e.g.,
MOVF GPIO,W
) always read the
I/O pins independent of the pin’s input/output modes.
On RESET, all I/O ports are defined as input (inputs
are at hi-impedance) since the I/O control registers are
all set.
5.1
GPIO
GPIO is an 8-bit I/O register. Only the low order 6 bits
are used (GP5:GP0). Bits 6 and 7 (SDA and SCL) are
used by the EEPROM peripheral. Refer to Section 6.0
and Appendix A for use of SDA and SCL. Please note
that GP3 is an input only pin. The configuration word
can set several I/O’s to alternate functions. When
acting as alternate functions the pins will read as ‘0’
during port read. Pins GP0, GP1, and GP3 can be
configured with weak pull-ups and also with interrupt
on change. The interrupt on change and weak pull-up
functions are not pin selectable. If pin 4 is configured
as MCLR, the weak pull-up is always on. Interrupt on
change for this pin is not set and GP3 will read as '0'.
Interrupt on change is enabled by setting INTCON<3>.
Note that external oscillator use overrides the GPIO
functions on GP4 and GP5.
5.2
TRIS Register
This register controls the data direction for GPIO. A '1'
from a TRIS register bit puts the corresponding output
driver in a hi-impedance mode. A '0' puts the contents
of the output data latch on the selected pins, enabling
the output buffer. The exceptions are GP3 which is
input only and its TRIS bit will always read as '1'.
Upon reset, the TRIS register is all '1's, making all pins
inputs.
TRIS for pins GP4 and GP5 is forced to a 1 where
appropriate. Writes to TRIS <5:4> will have an effect
in EXTRC and INTRC oscillator modes only. When
GP4 is configured as CLKOUT, changes to TRIS<4>
will have no effect.
5.3
I/O Interfacing
The equivalent circuit for an I/O port pin is shown in
Figure 5-2. All port pins, except GP3 which is input
only, may be used for both input and output
operations. For input operations these ports are non-
latching. Any input must be present until read by an
input instruction (e.g.,
MOVF GPIO,W
). The outputs are
latched and remain unchanged until the output latch is
Note:
A read of the ports reads the pins, not the
output data latches. That is, if an output
driver on a pin is enabled and driven high,
but the external system is holding it low, a
read of the port will indicate that the pin is
low.
rewritten. To use a port pin as output, the
corresponding direction control bit in TRIS must be
cleared (= 0). For use as an input, the corresponding
TRIS bit must be set. Any I/O pin (except GP3) can be
programmed individually as input or output.
Port pins GP6 and GP7 are used for the serial
EEPROM interface. These port pins are not available
externally on the package. Users should avoid writing
to pins GP6 and GP7 when not communicating with
the serial EEPROM memory. Please see section 6.0,
EEPROM Peripheral Operation, for information on
serial EEPROM communication.
FIGURE 5-1:
EQUIVALENT CIRCUIT
FOR A SINGLE I/O PIN
Note:
On a Power-on Reset, GP0, GP1, GP2,
GP4 are configured as analog inputs and
read as '0'.
Note 1: I/O pins have protection diodes to V
DD
and V
SS
.
GP3 is input only with no data latch and no
output drivers.
Data
Bus
Q
D
Q
CK
Q
D
Q
CK
P
N
WR
Port
TRIS ‘f’
Data
Latch
TRIS
Latch
RD Port
V
SS
V
DD
I/O
pin
(1)
W
Reg
Reset
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 12CGQ150 | SCHOTTKY RECTIFIER |
| 12CTQ030 | 12 AMP DUAL SCHOTTKY CENTER TAP RECTIFIERS |
| 12CTQ | SCHOTTKY RECTIFIER |
| 12CTQ035-1 | SCHOTTKY RECTIFIER |
| 12CTQ035S | SCHOTTKY RECTIFIER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 12CEX57E1A | 制造商:GE 功能描述:RELAY |
| 12CGQ150 | 制造商:International Rectifier 功能描述:Diode Schottky 150V 35A 3-Pin(3+Tab) TO-254AA 制造商:International Rectifier 功能描述:SCHOTTKY 150V 35A 3PIN TO-254AA - Bulk 制造商:International Rectifier 功能描述:SCHOTTKY RECTIFIER CMN CTHD 35A TO-254AA; Diode Type:Schottky; Diode Configuration:Dual Common Cathode; Repetitive Reverse Voltage Vrrm Max:150V; Forward Current If(AV):35A; Forward Voltage VF Max:1.6V; No. of Pins:3 ;RoHS Compliant: No |
| 12CGQ150SCS | 制造商:International Rectifier 功能描述:Diode Schottky 150V 35A 3-Pin(3+Tab) TO-254AA 制造商:International Rectifier 功能描述:SCHOTTKY 150V 35A 3PIN TO-254AA - Bulk |
| 12CGQ150SCV | 制造商:International Rectifier 功能描述:Diode Schottky 150V 35A 3-Pin(3+Tab) TO-254AA 制造商:Unity Microelectronics Inc 功能描述:SCHOTTKY DIODE, HI-REL, QIRL 制造商:International Rectifier 功能描述:SCHOTTKY 150V 35A 3PIN TO-254AA - Bulk |
| 12CGQ150SCX | 制造商:International Rectifier 功能描述:SCHOTTKY 150V 35A 3PIN TO-254AA - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。