參數(shù)資料
型號: ZL50051
廠商: Zarlink Semiconductor Inc.
英文描述: 8 K Channel Digital Switch with High Jitter Tolerance, Single Rate (8 or 16 Mbps), and 64 Inputs and 64 Outputs
中文描述: 8鉀通道數(shù)字開關高抖動容,單速率(8或16 Mbps)和64個輸入和輸出64
文件頁數(shù): 43/67頁
文件大小: 562K
代理商: ZL50051
ZL50051/3
Data Sheet
43
Zarlink Semiconductor Inc.
13.4 Backplane Input Bit Delay Registers (BIDR0 to BIDR31)
Addresses 0063
H
to 0082
H
There are thirty-two Backplane Input Bit Delay Registers (BIDR0 to BIDR31).
When the SMPL_MODE bit in the Control Register is LOW, the input data sampling point defaults to the 3/4 bit
location and BIDR0 to BIDR31 define the input bit and fractional bit delay of each Backplane stream. The possible
bit delay adjustment is up to 7 3/4 bits, in steps of 1/4 bit.
When the SMPL_MODE bit is HIGH, BIDR0 to BIDR31 define the input bit sampling point as well as the integer bit
delay of each Backplane stream. The input bit sampling point can be adjusted in 1/4 bit increments. The bit delay
can be adjusted in 1-bit increments from 0 to 7 bits.
The
BIDR0 to BIDR31
registers are configured as follows:
Table 17 - Backplane Input Bit Delay Register (BIDRn) Bits
13.4.1 Backplane Input Delay Bits 4-0 (BID[4:0])
When SMPL_MODE = LOW, these five bits define the amount of input bit delay adjustment that the receiver uses to
sample each input. Input bit delay adjustment can range up to 7 3/4 bit periods forward, with resolution of 1/4 bit
period. The default sampling point is at the 3/4 bit location.
This can be described as:
no. of bits delay = BID[4:0] / 4
For example, if BID[4:0] is set to 10011 (19), the input bit delay = 19 *
1
/
4
= 4
3
/
4.
When SMPL_MODE = HIGH, the binary value of BID[1:0] refers to the input bit sampling point (1/4 to 4/4). BID[4:2]
refer to the integer bit delay value (0 to 7 bits). This means that bits can be delayed by an integer value of up to 7
and that the sampling point can vary from 1/4 to 4/4 in
1/4-bit increments.
BIDRn Bit
(where n = 0 to 31)
Name
Reset
Value
Description
15:5
Reserved
0
Reserved
Must be set to 0 for normal operation
4:0
BID[4:0]
0
Backplane Input Bit Delay Register
When SMPL_MODE = LOW, the binary value of these
bits refers to the input bit and fractional bit delay value (0
to 7 3/4).
When SMPL_MODE = HIGH, the binary value of BID[1:0]
refers to the input bit sampling point (1/4 to 4/4). BID[4:2]
refer to the integer bit delay value (0 to 7 bits).
相關PDF資料
PDF描述
ZL50051GAC 8 K Channel Digital Switch with High Jitter Tolerance, Single Rate (8 or 16 Mbps), and 64 Inputs and 64 Outputs
ZL50073GAC 32 K Channel Digital Switch with High Jitter Tolerance, Rate Conversion per Group of 4 Streams (8, 16, 32 or 64 Mbps)
ZL50073 32 K Channel Digital Switch with High Jitter Tolerance, Rate Conversion per Group of 4 Streams (8, 16, 32 or 64 Mbps)
ZL50119GAG 32, 64 and 128 Channel CESoP Processors
ZL50120GAG 32, 64 and 128 Channel CESoP Processors
相關代理商/技術參數(shù)
參數(shù)描述
ZL50051GAC 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 8KX8K/4K X 4K 512MBPS 1.8V 256BGA - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DIGITAL SWITCH 8K CH 196PBGA 制造商:Microsemi Corporation 功能描述:IC DIGITAL SWITCH 8K CH 196PBGA
ZL50051GAG2 制造商:Microsemi Corporation 功能描述:PB FREE8KDXHIJIT TOLSNGLERATE 8/16MBPS17 - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DIGITAL SWITCH 8K CH 196PBGA 制造商:Microsemi Corporation 功能描述:IC DIGITAL SWITCH 8K CH 196PBGA
ZL50052 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:8 K Channel Digital Switch with High Jitter Tolerance, Single Rate (32 Mbps), and 16 Inputs and 16 Outputs
ZL50052GAC 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 8KX8K/4K X 4K 524.288MBPS 1.8V 196BGA - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DIGITAL SWITCH 8K CH 196PBGA 制造商:Microsemi Corporation 功能描述:IC DIGITAL SWITCH 8K CH 196PBGA
ZL50053QCC 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 8KX8K/4K X 4K 512MBPS 1.8V 256LQFP - Trays