- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373786 > ZL50051 (Zarlink Semiconductor Inc.) 8 K Channel Digital Switch with High Jitter Tolerance, Single Rate (8 or 16 Mbps), and 64 Inputs and 64 Outputs PDF資料下載
參數(shù)資料
| 型號(hào)： | ZL50051 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | 8 K Channel Digital Switch with High Jitter Tolerance, Single Rate (8 or 16 Mbps), and 64 Inputs and 64 Outputs |
| 中文描述： | 8鉀通道數(shù)字開(kāi)關(guān)高抖動(dòng)容，單速率（8或16 Mbps）和64個(gè)輸入和輸出64 |
| 文件頁(yè)數(shù)： | 36/67頁(yè) |
| 文件大小： | 562K |
| 代理商： | ZL50051 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)當(dāng)前第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)
ZL50051/3
Data Sheet
36
Zarlink Semiconductor Inc.
13.0 Detailed Register Descriptions
This section describes the registers that are used in the device.
13.1 Control Register (CR)
Address 0000
H
.
The Control Register defines which memory is to be accessed. It initiates the memory block programming mode
and selects the Backplane and Local data rate modes. The Control Register (
CR
) is configured as follows:
Bit
Name
Reset
Value
0
Description
15:13
FBD_
MODE[2:0]
Frame Boundary Discriminator Mode
When set to 111
B
, the Frame Boundary Discriminator can handle both low
frequency and high frequency jitter.
When set to 000
B
, the Frame Boundary Discriminator is set to handle lower
frequency jitter only.
All other values are reserved.
These bits are ignored when FBDEN bit is LOW.
Sample Point Mode
When LOW the input bit sampling point is always at the 3/4 bit location. The input bit
fractional delay is programmed in 1/4 bit increments from 0 to 7 3/4 as per the value
of the LIDR0 to LIDR31 and BIDR0 to BIDR31 registers.
When HIGH, the input bit sampling point is programmed to the 3/4, 4/4, 1/4, 2/4 bit
location as per the value of the LIDR0 to LIDR31 and BIDR0 to BIDR31 registers. In
addition, the incoming data can be delayed by 0 to 7 bits in 1 bit increments.
See Table 15, Table 16, Table 17 and Table 18 for details.
Reserved
Must be set to 0 for normal operation
Frame Boundary Discriminator Enable
When LOW, the frame boundary discriminator function is disabled.
When HIGH, enables frame boundary discriminator function which allows the
device to tolerate inconsistent frame boundaries, hence improving the tolerance to
cycle-to-cycle variation on the input clock.
Reserved
Must be set to 0 for normal operation
Frame Pulse Width
When LOW, the user must apply a 122 ns frame pulse on FP8i; the FP8o pin will
output a 122 ns wide frame pulse; FP16o will output a 61 ns wide frame pulse.
When HIGH, the user must apply a 244 ns frame pulse on FP8i; the FP8o pin will
output a 244 ns wide frame pulse; FP16o will output a 122 ns wide frame pulse.
Reserved
Must be set to 0 for normal operation
8 MHz Input Clock Polarity
The frame boundary is aligned to the falling or rising edge of the input clock.
When LOW, the frame boundary is aligned to the clock falling edge.
When HIGH, the frame boundary is aligned to the clock rising edge.
Output Clock Polarity
When LOW, the output clock has the same polarity as the input clock.
When HIGH, the output clock is inverted.
This applies to both the 8 MHz (C8o) and 16 MHz (C16o) output clocks.
12
SMPL_
MODE
0
11
Reserved
0
10
FBDEN
0
9
Reserved
0
8
FPW
0
7
Reserved
0
6
C8IPOL
0
5
COPOL
0
Table 13 - Control Register Bits
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZL50051GAC | 8 K Channel Digital Switch with High Jitter Tolerance, Single Rate (8 or 16 Mbps), and 64 Inputs and 64 Outputs |
| ZL50073GAC | 32 K Channel Digital Switch with High Jitter Tolerance, Rate Conversion per Group of 4 Streams (8, 16, 32 or 64 Mbps) |
| ZL50073 | 32 K Channel Digital Switch with High Jitter Tolerance, Rate Conversion per Group of 4 Streams (8, 16, 32 or 64 Mbps) |
| ZL50119GAG | 32, 64 and 128 Channel CESoP Processors |
| ZL50120GAG | 32, 64 and 128 Channel CESoP Processors |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZL50051GAC | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 8KX8K/4K X 4K 512MBPS 1.8V 256BGA - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DIGITAL SWITCH 8K CH 196PBGA 制造商:Microsemi Corporation 功能描述:IC DIGITAL SWITCH 8K CH 196PBGA |
| ZL50051GAG2 | 制造商:Microsemi Corporation 功能描述:PB FREE8KDXHIJIT TOLSNGLERATE 8/16MBPS17 - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DIGITAL SWITCH 8K CH 196PBGA 制造商:Microsemi Corporation 功能描述:IC DIGITAL SWITCH 8K CH 196PBGA |
| ZL50052 | 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:8 K Channel Digital Switch with High Jitter Tolerance, Single Rate (32 Mbps), and 16 Inputs and 16 Outputs |
| ZL50052GAC | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 8KX8K/4K X 4K 524.288MBPS 1.8V 196BGA - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DIGITAL SWITCH 8K CH 196PBGA 制造商:Microsemi Corporation 功能描述:IC DIGITAL SWITCH 8K CH 196PBGA |
| ZL50053QCC | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 8KX8K/4K X 4K 512MBPS 1.8V 256LQFP - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。