參數(shù)資料
型號(hào)： ZL30102QDG
廠商： ZARLINK SEMICONDUCTOR INC
元件分類(lèi)： 通信及網(wǎng)絡(luò)
英文描述： T1/E1 Stratum 4/4E Redundant System Clock Synchronizer for DS1/E1 and H.110
中文描述： SPECIALTY TELECOM CIRCUIT, PQFP64
封裝： 10 X 10 MM, 1 MM HEIGHT, MS-026ACD, TQFP-64
文件頁(yè)數(shù)： 29/50頁(yè)
文件大?。?/td> 481K
代理商： ZL30102QDG
ZL30102
Data Sheet
29
Zarlink Semiconductor Inc.
active clock and frame pulse closely even in the presence of the maximum tolerable input jitter and wander on the
active timing card’s reference input.
The method of synchronization using REF2 and REF2_SYNC is enabled as soon as a valid 8 kHz frame pulse is
detected on the REF2_SYNC input. The REF2_SYNC pulse must be generated from the clock that is present on
the REF2 input. The ZL30102 checks the number of REF2 cycles in the REF2_SYNC period. If this is not the
nominal number of cycles, the REF2_SYNC pulse is considered invalid. For example, if REF2 is a 8.192 MHz clock
and REF2_SYNC is a 8 kHz frame pulse, then there must be exactly 1024 REF2 cycles in a REF2_SYNC period. If
a valid REF2_SYNC pulse is detected, the ZL30102 will align the rising edges of the REF2 clock and the
corresponding output clock such that the rising edge of the F8o/F32o output frame pulse is aligned with the frame
boundary indicated by the REF2_SYNC signal. The rising edges of the REF2 and the corresponding output clock
that are aligned, are the ones that lag the rising edges of the REF2_SYNC and the F8o pulses respectively. This is
illustrated in Figure 17. Many combinations of the ZL30102 clock and frame pulse outputs can be used as REF2
and REF2_SYNC inputs. In general, the active low frame pulses F4o, F16o and F65o would be inverted first before
used as a REF2_SYNC input.
Figure 17 - Examples of REF2 & REF2_SYNC to Output Alignment
REF2 = C8o
REF2_SYNC = 8 kHz
F8o
aligned
C8o
相關(guān)PDF資料
PDF描述
ZL30105QDG1 T1/E1/SDH Stratum 3 Redundant System Clock Synchronizer for AdvancedTC TM and H.110
ZL30105 Power Clamp On Multimeter; DMM Type:Clamp; No. of Digits/Alpha:3-3/4; DMM Response Type:True RMS; Approval Categories:CAT III 600V; Calibrated:No; Current Measuring Range:0-400.0A; Current Setting AC:400A RoHS Compliant: NA
ZL30105QDG Digital Clamp-On Meter; DMM Type:Clamp; No. of Digits/Alpha:3-3/4; DMM Response Type:True RMS; Calibrated:No; Current Setting AC:1000A; Resistance Measuring Range:400 Ohm to 10 MOhm; Voltage Measuring Range AC:600V RoHS Compliant: NA
ZL30106QDG1 SONET/SDH/PDH Network Interface DPLL
ZL30106 SONET/SDH/PDH Network Interface DPLL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ZL30102QDG1 制造商:Microsemi Corporation 功能描述:PB FREE T1/E1 SYSTEM SYNCHRONIZER - Trays 制造商:Zarlink Semiconductor Inc 功能描述:PB FREE T1/E1 SYSTEM SYNCHRONIZER - Trays
ZL30105 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:T1/E1/SDH Stratum 3 Redundant System Clock Synchonizer for AdvancedTCA and H.110
ZL30105_05 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:T1/E1/SDH Stratum 3 Redundant System Clock Synchronizer for AdvancedTC TM and H.110
ZL30105QDG 制造商:Zarlink Semiconductor Inc 功能描述:CLOCK SYNTHESIZER 64TQFP - Bulk
ZL30105QDG1 制造商:Microsemi Corporation 功能描述:CLOCK SYNTHESIZER 64TQFP - Trays 制造商:Microsemi Corporation 功能描述:IC Pb Free T1/E1 System Synchronizer 制造商:Zarlink Semiconductor Inc 功能描述:CLOCK SYNTHESIZER 64TQFP - Trays 制造商:Zarlink Semiconductor Inc 功能描述:IC Pb Free T1/E1 System Synchronizer
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*