- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373783 > ZL30102QDG (ZARLINK SEMICONDUCTOR INC) T1/E1 Stratum 4/4E Redundant System Clock Synchronizer for DS1/E1 and H.110 PDF資料下載
參數(shù)資料
| 型號： | ZL30102QDG |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 通信及網(wǎng)絡 |
| 英文描述： | T1/E1 Stratum 4/4E Redundant System Clock Synchronizer for DS1/E1 and H.110 |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PQFP64 |
| 封裝： | 10 X 10 MM, 1 MM HEIGHT, MS-026ACD, TQFP-64 |
| 文件頁數(shù)： | 28/50頁 |
| 文件大?。?/td> | 481K |
| 代理商： | ZL30102QDG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
ZL30102
Data Sheet
28
Zarlink Semiconductor Inc.
Figure 16 - Automatic Reference Switching - Out-of-Range Reference Failure
4.6 Clock Redundancy Support
In general, clock redundancy implies that the redundant timing card DPLL tracks the output clock and/or frame
pulse of the active timing card DPLL. In case that the active timing card fails, the devices that use the active clock
and/or frame pulse must be able to switch to the redundant clock and/or frame pulse without experiencing
disruptions. Therefore the redundant signals must closely track the active signals. The ZL30102 supports this kind
of clock redundancy in various ways;
Lock only to the active clock. The ZL30102 uses the 922 Hz loop filter bandwidth to closely track the active
clock, even in the presence of jitter on the active clock. However the active and redundant frame pulse may
not be aligned.
Lock to the active frame pulse. Both the redundant clock and frame pulse will be aligned with the active clock
and frame pulse. However the ZL30102 loop filter bandwidth is limited to 58 Hz for an 8 kHz frame pulse.
Therefore the redundant clock and frame pulse will not track the active frame pulse as closely in the
presence of jitter on the active frame pulse as with a 922 Hz loop filter bandwidth.
Lock to both the active clock and associated frame pulse. The ZL30102 uses the 922 Hz loop filter
bandwidth and thereby track the active clock and frame pulse in the presence of jitter on the active signals. It
will also align the redundant frame pulse with the active frame pulse.
The method of clock redundancy shown in Figure 18 is that the redundant timing card is frequency and phase
locked to the active clock and frame pulse. The redundant card is configured as Secondary Master (SEC_MSTR=1)
and continuously adjusts the phase of its output clocks and frame pulses to match that of the active clock and frame
pulse. In this mode of operation, the bandwidth of the redundant timing card’s DPLL is much larger than that of the
active timing card’s DPLL, 922 Hz versus 1.8 Hz. Therefore the redundant clocks and frame pulses will track the
10 to 20 s
REF0
REF_FAIL0
HOLDOVER
REF_OOR0
(internal signal)
REF1
REF0
REF_SEL
Frequency Precision failure
LOCK
Note: This scenario is based on REF1 remaining good throughout the duration.
LOCK pin behaviour depends on phase and frequency offset of REF1.
Lock Time
相關PDF資料 |
PDF描述 |
|---|---|
| ZL30105QDG1 | T1/E1/SDH Stratum 3 Redundant System Clock Synchronizer for AdvancedTC TM and H.110 |
| ZL30105 | Power Clamp On Multimeter; DMM Type:Clamp; No. of Digits/Alpha:3-3/4; DMM Response Type:True RMS; Approval Categories:CAT III 600V; Calibrated:No; Current Measuring Range:0-400.0A; Current Setting AC:400A RoHS Compliant: NA |
| ZL30105QDG | Digital Clamp-On Meter; DMM Type:Clamp; No. of Digits/Alpha:3-3/4; DMM Response Type:True RMS; Calibrated:No; Current Setting AC:1000A; Resistance Measuring Range:400 Ohm to 10 MOhm; Voltage Measuring Range AC:600V RoHS Compliant: NA |
| ZL30106QDG1 | SONET/SDH/PDH Network Interface DPLL |
| ZL30106 | SONET/SDH/PDH Network Interface DPLL |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ZL30102QDG1 | 制造商:Microsemi Corporation 功能描述:PB FREE T1/E1 SYSTEM SYNCHRONIZER - Trays 制造商:Zarlink Semiconductor Inc 功能描述:PB FREE T1/E1 SYSTEM SYNCHRONIZER - Trays |
| ZL30105 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1/SDH Stratum 3 Redundant System Clock Synchonizer for AdvancedTCA and H.110 |
| ZL30105_05 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1/SDH Stratum 3 Redundant System Clock Synchronizer for AdvancedTC TM and H.110 |
| ZL30105QDG | 制造商:Zarlink Semiconductor Inc 功能描述:CLOCK SYNTHESIZER 64TQFP - Bulk |
| ZL30105QDG1 | 制造商:Microsemi Corporation 功能描述:CLOCK SYNTHESIZER 64TQFP - Trays 制造商:Microsemi Corporation 功能描述:IC Pb Free T1/E1 System Synchronizer 制造商:Zarlink Semiconductor Inc 功能描述:CLOCK SYNTHESIZER 64TQFP - Trays 制造商:Zarlink Semiconductor Inc 功能描述:IC Pb Free T1/E1 System Synchronizer |
發(fā)布緊急采購，3分鐘左右您將得到回復。