參數(shù)資料
型號: ZL30105
廠商: Zarlink Semiconductor Inc.
英文描述: Power Clamp On Multimeter; DMM Type:Clamp; No. of Digits/Alpha:3-3/4; DMM Response Type:True RMS; Approval Categories:CAT III 600V; Calibrated:No; Current Measuring Range:0-400.0A; Current Setting AC:400A RoHS Compliant: NA
中文描述: T1/E1/SDH層3冗余系統(tǒng)時鐘Synchonizer為AdvancedTCA和H.110
文件頁數(shù): 1/50頁
文件大?。?/td> 691K
代理商: ZL30105
1
Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 2004, Zarlink Semiconductor Inc. All Rights Reserved.
Features
Synchronizes to clock-and-sync-pair to maintain
minimal phase skew between the master-clock
and the redundant slave-clock
Supports ITU-T G.813 option 1, G.823 for 2048 kbs
and G.824 for 1544 kbs interfaces
Supports Telcordia GR-1244-CORE Stratum
3/4/4E
Supports ANSI T1.403 and ETSI ETS 300 011 for
ISDN primary rate interfaces
Accepts three input references and synchronizes
to any combination of 2 kHz, 8 kHz, 1.544 MHz,
2.048 MHz, 8.192 MHz, 16.384 MHz or 19.44 MHz
inputs
Provides a range of clock outputs: 1.544 MHz
(DS1), 2.048 MHz (E1), 3.088 MHz, 16.384 MHz,
and 19.44 MHz (SDH), and either 4.096 MHz and
8.192 MHz or 32.768 MHz and 65.536 MHz, and a
choice of 6.312 MHz (DS2), 8.448 MHz (E2),
44.736 MHz (DS3) or 34.368 MHz (E3)
Provides 5 styles of 8 kHz framing pulses and a
2 kHz multi-frame pulse
Holdover frequency accuracy of 1x10
-8
Selectable loop filter 1.8 Hz, 3.6 Hz or 922 Hz
Less than 20 ps
rms
intrinsic jitter on the 19.44 MHz
output clock, compliant with GR-253-CORE OC-3
and G.813 STM-1 specifications
Less than 0.6 ns
pp
intrinsic jitter on all output
clocks and frame pulses
Manual or Automatic hitless reference switching
Provides Lock, Holdover and selectable Out of
Range indication
Simple hardware control interface
Selectable external master clock source: Clock
Oscillator or Crystal
Applications
Synchronization and timing control for multi-trunk
SDH and T1/E1 systems such as DSLAMs,
Gateways and PBXs
Clock and frame pulse source for
AdvancedTCA- and other time division
multiplex (TDM) buses
June 2004
Ordering Information
ZL30105QDG
64 pin TQFP
-40
°
C to +85
°
C
ZL30105
T1/E1/SDH Stratum 3 Redundant System Clock
Synchonizer for AdvancedTCA and H.110
Data Sheet
Figure 1 - Functional Block Diagram
Reference
Monitor
Mode
Control
Virtual
Reference
IEEE
1149.1a
TIE
Corrector
Enable
State Machine
Frequency
Select
MUX
TIE
Corrector
Circuit
MODE_SEL1:0
TCK
REF1
REF2
RST
REF_SEL1:0
TIE_CLR
OSCo
OSCi
Master Clock
TDO
REF0
TDI TMS
TRST
HOLDOVER
HMS
LOCK
REF_FAIL0
REF_FAIL1
REF_FAIL2
DPLL
OUT_SEL2
C2o
C4/C65o
C8/C32o
C16o
F4/F65o
F8/F32o
F16o
E1
Synthesizer
DS1
Synthesizer
MUX
SDH
Synthesizer
Programmable
Synthesizer
C1.5o
C3o
C19o
F2ko
C6/8.4/34/44o
OUT_SEL1:0
FASTLOCK
REF2_SYNC
SEC_MSTR
APP_SEL1:0
相關(guān)PDF資料
PDF描述
ZL30105QDG Digital Clamp-On Meter; DMM Type:Clamp; No. of Digits/Alpha:3-3/4; DMM Response Type:True RMS; Calibrated:No; Current Setting AC:1000A; Resistance Measuring Range:400 Ohm to 10 MOhm; Voltage Measuring Range AC:600V RoHS Compliant: NA
ZL30106QDG1 SONET/SDH/PDH Network Interface DPLL
ZL30106 SONET/SDH/PDH Network Interface DPLL
ZL30106QDG SONET/SDH/PDH Network Interface DPLL
ZL30107 GbE Line Card Synchronizer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ZL30105_05 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1/SDH Stratum 3 Redundant System Clock Synchronizer for AdvancedTC TM and H.110
ZL30105QDG 制造商:Zarlink Semiconductor Inc 功能描述:CLOCK SYNTHESIZER 64TQFP - Bulk
ZL30105QDG1 制造商:Microsemi Corporation 功能描述:CLOCK SYNTHESIZER 64TQFP - Trays 制造商:Microsemi Corporation 功能描述:IC Pb Free T1/E1 System Synchronizer 制造商:Zarlink Semiconductor Inc 功能描述:CLOCK SYNTHESIZER 64TQFP - Trays 制造商:Zarlink Semiconductor Inc 功能描述:IC Pb Free T1/E1 System Synchronizer
ZL30106 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:SONET/SDH/PDH Network Interface DPLL
ZL30106_05 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:SONET/SDH/PDH Network Interface DPLL