- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3762 > XR88C681CJTR-F (Exar Corporation)IC UART CMOS DUAL 44PLCC PDF資料下載
參數(shù)資料
| 型號(hào)： | XR88C681CJTR-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 68/101頁 |
| 文件大小： | 0K |
| 描述： | IC UART CMOS DUAL 44PLCC |
| 標(biāo)準(zhǔn)包裝： | 500 |
| 特點(diǎn)： | * |
| 通道數(shù)： | 2，DUART |
| FIFO's： | 1 字節(jié)，3 字節(jié) |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 帶并行端口： | 是 |
| 帶CMOS： | 是 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 44-PLCC（16.59x16.59） |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | XR88C681CJTR-F-ND |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁當(dāng)前第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁
XR88C681
69
Rev. 2.11
Whenever a transmitter is idle or inactive, the TXDn
output for that particular channel will be continuously
marking (at a logic “high”). However, just prior to the
transmission of a character, the transmitter alerts the
receiver by generating a “START” bit. The START bit is
basically the TXDn output toggling “l(fā)ow” for one bit period,
following an idle period or the STOP bit of the preceding
character. Immediately after transmission of the START
bit, the least significant bit of the character will be sent
first, followed by progressively more significant bits. If the
communication protocol calls for it, the Transmitter will
send a “parity” bit between the most significant bit of the
character and the STOP bit.
Figure 36 presents the
waveform (format) of the transmitter (TXDn) output. In
this case, the transmitter is send 5D16, with 8-N-1
protocol (8 bits per character, No-parity, 1-Stop Bit).
Figure 36. The Output Waveform of the Transmitter While Sending
5D16 (8-N-1 Protocol).
Start Bit
Stop Bit
Transmitter Idle
or Stop Bit
TXDn
1
0
The DUART can be programmed to generate an Interrupt
Request to the CPU by setting IMR[0] and IMR[4] for
Channels A, and B, respectively. In this case, the DUART
would generate an Interrupt Request anytime a
Transmitter THR and TSR are empty of characters. The
CPU can service this interrupt request by writing a
character to the empty THR.
The Transmitter can be enabled or disabled via the
Command Register (see
Section B.2). If the command is
issued to disable the transmitter, while there are still
characters in the THR and TSR, the Transmitter will
continue transmitting all of the remaining data within the
THR and TSR, until they are completely empty of
characters. No new characters can be written to the THR
once the DISABLE TRANSMITTER command has been
issued.
G.2 Receiver (RSR and RHR
The function of the serial receiver is to receiver serial data
at the RXDn input; convert it to parallel data, where it can
be read by the CPU. The receiver is also responsible for
computing and checking parity, if parity is being used.
The receiver consists of the Receive Shift Register (RSR)
and a Receive Holding Register (RHR). The RHR is, in
essence, a three byte FIFO. The receiver receives data at
the RXDn pin, where it is processed through the RSR.
Afterwards, the data is converted to parallel format, and is
transferred to the RHR. This character is then processed
through the 3 bytes of FIFO. Once the received character
reaches the top of the FIFO, it can be “popped” or read by
the CPU; when it reads the RHR.
Figure 37 depicts a
simplified drawing of the Receiver.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST16C2550IQ48TR-F | IC UART FIFO 16B DUAL 48TQFP |
| XR16C2550IMTR-F | IC UART FIFO 16B DUAL 48TQFP |
| ST78C34CP40-F | IC UART FIFO 83B 40PDIP |
| XR16M2551IL32TR-F | IC UART FIFO 16B DUAL 32QFN |
| XR16L2551ILTR-F | IC UART FIFO 16B DUAL 32QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XR88C681CN/40 | 制造商:EXAR 制造商全稱:EXAR 功能描述:CMOS DUAL CHANNEL UART (DUART) |
| XR88C681CP/28 | 制造商:EXAR 制造商全稱:EXAR 功能描述:CMOS DUAL CHANNEL UART (DUART) |
| XR88C681CP/28-F | 功能描述:UART 接口集成電路 Dual Channel UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR88C681CP/40 | 功能描述:UART 接口集成電路 Dual Channel UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR88C681CP/40-F | 功能描述:UART 接口集成電路 0.5V-2V UART temp 0C to 70C RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。