- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3762 > XR88C681CJTR-F (Exar Corporation)IC UART CMOS DUAL 44PLCC PDF資料下載
參數(shù)資料
| 型號： | XR88C681CJTR-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 16/101頁 |
| 文件大小： | 0K |
| 描述： | IC UART CMOS DUAL 44PLCC |
| 標(biāo)準(zhǔn)包裝： | 500 |
| 特點(diǎn)： | * |
| 通道數(shù)： | 2，DUART |
| FIFO's： | 1 字節(jié)，3 字節(jié) |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 帶并行端口： | 是 |
| 帶CMOS： | 是 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 44-PLCC（16.59x16.59） |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | XR88C681CJTR-F-ND |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁
XR88C681
21
Rev. 2.11
one or two characters are still remaining in RHRA, following
data reception. Hence, it is possible that the last two char-
acters in a string of data (being received) could be lost due
to this phenomenon. Therefore, the user is advised to read
RHRA until empty.
ISR[0]: Channel A Transmitter Ready
This bit is a duplicate of TXRDY A, SRA[2].
This bit, when set, indicates that THRA is empty and is
ready to accept a character from the CPU. The bit is
cleared when the CPU writes a new character to THRA;
and is set again, when that character is transferred to the
TSR. TXRDYA is set when the transmitter is initially
enabled and is cleared when the transmitter is disabled.
Characters loaded into THRA while the transmitter is
disabled will not be transmitted.
C.2 Interrupt Mask Register (IMR)
The Interrupt Mask Register is a “Write Only” register
which enables the user to select the conditions that will
cause the DUART to issue an Interrupt Request to the
processor. In other words, the user has the option of
masking or blocking certain conditions from causing the
DUART to issue an Interrupt Request. Therefore, the
bit-format of the IMR is essentially the same as the ISR.
However, for completeness, the Bit Format of the IMR is
presented here.
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Input Port
Change
Delta Break
B
RXRDY/
FFULLB
TXRDYB
Counter
Ready
Delta Break
A
RXRDY/
FFULLA
TXRDYA
0 = Off
1 = On
0 = Off
1 = On
0 = Off
1 = On
0 = Off
1 = On
0 = Off
1 = On
0 = Off
1 = On
0 = Off
1 = On
0 = Off
1 = On
Table 6. IMR Bit Format
If the user wishes to enable a certain interrupt, he/she
should write a “1” to the bit within the IMR, corresponding
to that Interrupt Condition. Likewise, to disable or mask
out a certain condition causing an interrupt, the user
should write a “0” to the bit location corresponding to that
condition. To enable all interrupts the user would write
FF16 (all “1”s) to this registers.
Please note that IMR is a Write Only Registers, and can
therefore not be read by the processor.
C.3 Masked Interrupt Status Register (MISR)
The content of the MISR register is basically the results of
ANDing the ISR and IMR together.
MISR Content = [ISR Contents] [IMR Contents]
One limitation of DUART Interrupt Service Routines that
rely on reading the ISR is that the bits within the ISR can
toggle “high” due to their corresponding conditions
whether or not they are enabled by the IMR. Therefore,
the user, following reading the Interrupt Status Register,
will have to make provisions for; and execute a “bit-by-bit”
AND of the ISR and IMR contents. Since the IMR is a
“Write Only” register and cannot be read by the processor,
the contents of the IMR will have to be stored in system
memory, for later recall. The additional hardware and
software overhead required to support this activity can be
eliminated via use of the MISR.
C.4 Interrupt Vector Register, IVR
This register is only used for Interrupt Vector generation
when the DUART is commanded into the special Z-Mode.
While in this mode, the contents of the IVR is typically
related to the starting address of the DUARTs Interrupt
Service Routine. Otherwise, in the I-Mode, Interrupt
Vector generation is typically performed off-chip. When
the DUART is operating in the I-Mode, the IVR can be
used as general purpose read/write registers. The role of
the IVR, while the DUART is operating in the Z-Mode is
presented in
Section C.6.
C.5 Limitations of the DUART Interrupt Structure
The Interrupt Structure offered by the DUART allows the
user to program the DUART to generate interrupts in
response to certain THR and RHR (FIFO) conditions; the
Counter/Timer Ready condition, and to changes in the
Break Condition (at the Receiver). However, aside from
the “Delta Break Condition” (RB), the DUART’s Interrupt
Structure does not allow for interrupt requests due to
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST16C2550IQ48TR-F | IC UART FIFO 16B DUAL 48TQFP |
| XR16C2550IMTR-F | IC UART FIFO 16B DUAL 48TQFP |
| ST78C34CP40-F | IC UART FIFO 83B 40PDIP |
| XR16M2551IL32TR-F | IC UART FIFO 16B DUAL 32QFN |
| XR16L2551ILTR-F | IC UART FIFO 16B DUAL 32QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XR88C681CN/40 | 制造商:EXAR 制造商全稱:EXAR 功能描述:CMOS DUAL CHANNEL UART (DUART) |
| XR88C681CP/28 | 制造商:EXAR 制造商全稱:EXAR 功能描述:CMOS DUAL CHANNEL UART (DUART) |
| XR88C681CP/28-F | 功能描述:UART 接口集成電路 Dual Channel UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR88C681CP/40 | 功能描述:UART 接口集成電路 Dual Channel UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR88C681CP/40-F | 功能描述:UART 接口集成電路 0.5V-2V UART temp 0C to 70C RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。