
R
DS004 (v. 1.3) October 4, 1999 - Product Specification
6-181
XC4000XLA/XV FIeld Programmable Gate Arrays
6
FastCLK Input Set-Up and Hold for BUFNW, BUFSW, BUFNE, & BUFSE
Speed Grade
Description
Input Setup and Hold Time Relative to FastCLK Input Signal
No Delay
FastCLK and IFF
-09
Min
-08
Min
-07
Min
Units
Symbol
Device
XC4013XLA
XC4020XLA
XC4028XLA
XC4036XLA
XC4044XLA
XC4052XLA
XC4062XLA
XC4085XLA
XC4013XLA
XC4020XLA
XC4028XLA
XC4036XLA
XC4044XLA
XC4052XLA
XC4062XLA
XC4085XLA
XC4013XLA
XC4020XLA
XC4028XLA
XC4036XLA
XC4044XLA
XC4052XLA
XC4062XLA
XC4085XLA
0.0 / 3.2
0.0 / 3.3
0.0 / 3.4
0.0 / 3.5
0.0 / 3.6
0.0 / 3.7
0.0 / 3.8
0.0 / 3.9
3.5 / 0.6
3.7 / 0.4
3.9 / 0.2
4.1 / 0.0
4.3 / 0.0
4.5 / 0.0
4.7 / 0.0
5.1 / 0.0
3.5 / 0.6
3.8 / 0.4
4.0 / 0.2
4.3 / 0.0
4.6 / 0.0
4.9 / 0.0
5.3 / 0.0
6.1 / 0.0
0.0 / 2.9
0.0 / 3.0
0.0 / 3.1
0.0 / 3.2
0.0 / 3.3
0.0 / 3.4
0.0 / 3.5
0.0 / 3.6
3.2 / 0.3
3.4 / 0.2
3.6 / 0.1
3.8 / 0.0
4.0 / 0.0
4.2 / 0.0
4.4 / 0.0
4.8 / 0.0
3.2 / 0.3
3.5 / 0.2
3.7 / 0.1
4.0 / 0.0
4.3 / 0.0
4.6 / 0.0
5.0 / 0.0
5.8 / 0.0
Preliminary
0.0 / 2.6
0.0 / 2.7
0.0 / 2.8
0.0 / 2.9
0.0 / 3.0
0.0 / 3.1
0.0 / 3.2
0.0 / 3.3
2.9 / 0.0
3.1 / 0.0
3.3 / 0.0
3.5 / 0.0
3.7 / 0.0
3.9 / 0.0
4.1 / 0.0
4.5 / 0.0
2.9 / 0.0
3.2 / 0.0
3.4 / 0.0
3.7 / 0.0
4.0 / 0.0
4.3 / 0.0
4.7 / 0.0
5.5 / 0.0
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
T
PSFN
/T
PHFN
Partial Delay
FastCLK and IFF
T
PSFP
T
PHFP
Full Delay
FastCLK and IFF
T
PSFD
/T
PHFD
IFF = Input Flip-Flop or Latch
Note:
Setup time is measured with the fastest route and the lightest load. Hold time is measured using the furthest distance and a
reference load of one clock pin per two IOBs. Use the static timing analyzer (TRCE)) to determine the setup and hold times
under given design conditions.