參數(shù)資料
型號(hào)： XC4005-36XL
廠商： Xilinx, Inc.
英文描述： XC4000XL Electrical Specifications
中文描述： XC4000XL電氣規(guī)格
文件頁(yè)數(shù)： 2/16頁(yè)
文件大?。?/td> 76K
代理商： XC4005-36XL
R
XC4000E and XC4000X Series Field Programmable Gate Arrays
6-74
DS005 (v. 1.8 October 18, 1999 - Product Specification
D.C. Characteristics Over Recommended Operating Conditions
Power-0n Power Supply Requirements
Xilinx FPGAs require a minimum rated power supply current capacity to insure proper initialization, and the power supply
ramp-up time does affect the current required. A fast ramp-up time requires more current than a slow ramp-up time. The
slowest ramp-up time is 50 ms. Current capacity is not specified for a ramp-up time faster than 2ms. The current capacity
varies linealy with ramp-up time, e.g. an XC4036XL with a ramp-up time of 25 ms would require a capacity predicted by the
point on the straight line drawn from 1A at 120
μ
s to 500 mA at 50 ms at the 25 ms time mark. This point is approximately
750 mA
.
Symbol
Description
Min
Max
Units
V
OH
High-level output voltage @ I
OH
= -4.0 mA, V
CC
min (LVTTL)
High-level output voltage @ I
OH
= -500
μ
A, (LVCMOS)
Low-level output voltage @ I
OL
= 12.0 mA, V
CC
min (LVTTL) (Note 1)
Low-level output voltage @ I
OL
= 1500
μ
A, (LVCMOS)
Data Retention Supply Voltage (below which configuration data may be lost)
2.4
V
90% V
CC
V
V
OL
0.4
V
10% V
CC
V
V
DR
I
CCO
I
L
2.5
V
Quiescent FPGA supply current (Note 2)
5
mA
Input or output leakage current
-10
+10
μ
A
C
IN
Input capacitance (sample tested)
BGA, SBGA, PQ, HQ, MQ
packages
10
pF
PGA packages
16
pF
I
RPU
I
RPD
I
RLL
Pad pull-up (when selected) @ V
in
= 0 V (sample tested)
Pad pull-down (when selected) @ V
in
= 3.6 V (sample tested)
Horizontal Longline pull-up (when selected) @ logic Low
0.02
0.25
mA
0.02
0.15
mA
0.3
2.0
mA
Note 1:
Note 2:
With up to 64 pins simultaneously sinking 12 mA.
With no output current loads, no active input or Longline pull-up resistors, all I/O pins Tri-stated and floating.
Product
Description
Ramp-up Time
Fast (120
μ
s)
1 A
2 A
2 A
1
Slow (50 ms)
500 mA
500 mA
500 mA
XC4005 - 36XL
XC4044- 62XL
XC4085XL
1
Minimum required current supply
Minimum required current supply
Minimum required current supply
Notes:
1.
The XC4085XL fast ramp-up time is 5 ms.
Devices are guaranteed to initialize properly with the minimum current listed above. A larger capacity power supply may
result in a larger initialization current.
This specification applies to Commercial and Industrial grade products only.
Ramp-up Time is measured from 0 V
DC
to 3.6 V
DC
. Peak current required lasts less than 3 ms, and occurs near the
internal power on reset threshold voltage. After initialization and before configuration, I
CC
max is less than 10 mA.
相關(guān)PDF資料
PDF描述
XC4010E XC4000E and XC4000X Series Field Programmable Gate Arrays
XC4010E-4PG191C XC4000E and XC4000X Series Field Programmable Gate Arrays
XC4002XL XC4000E and XC4000X Series Field Programmable Gate Arrays
XC4003E XC4000E and XC4000X Series Field Programmable Gate Arrays
XC4005E XC4000E and XC4000X Series Field Programmable Gate Arrays
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC40054PC84C 制造商:XILINX 功能描述:*
XC4005-4PC84C 制造商:Xilinx 功能描述:
XC4005-4PG156C 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field Programmable Gate Array (FPGA)
XC40054PQ160C 制造商:XILINX 功能描述:*
XC4005-4PQ160C 制造商:Xilinx 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*