- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374986 > XC3S1000-4VQ100C (XILINX INC) Spartan-3 FPGA Family: Complete Data Sheet PDF資料下載
參數(shù)資料
| 型號(hào)： | XC3S1000-4VQ100C |
| 廠商： | XILINX INC |
| 元件分類： | FPGA |
| 英文描述： | Spartan-3 FPGA Family: Complete Data Sheet |
| 中文描述： | FPGA, 192 CLBS, 50000 GATES, PQFP100 |
| 封裝： | VQFP-100 |
| 文件頁數(shù)： | 49/198頁 |
| 文件大?。?/td> | 1605K |
| 代理商： | XC3S1000-4VQ100C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁當(dāng)前第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁
Spartan-3 FPGA Family: DC and Switching Characteristics
2
www.xilinx.com
DS099-3 (v1.5) December 17, 2004
Advance Product Specification
R
T
J
Junction temperature
V
CCO
< 3.0V
-
125
°C
V
CCO
> 3.0V
-
105
°C
T
STG
Storage temperature
–65
150
°C
Notes:
1.
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress
ratings only; functional operation of the device at these or any other conditions beyond those listed under the Recommended
Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time adversely
affects device reliability.
As a rule, the V
IN
limits apply to both the DC and AC components of signals. Simple application solutions are available that show
how to handle overshoot/undershoot as well as achieve PCI compliance. Refer to the following application notes: "Virtex-II Pro
and Spartan-3 3.3V PCI Reference Design" (
XAPP653
) and "Using 3.3V I/O Guidelines in a Virtex-II Pro Design" (
XAPP659
).
All User I/O and Dual-Purpose pins (DIN/D0, D1–D7, CS_B, RDWR_B, BUSY/DOUT, and INIT_B) draw power from the V
CCO
power rail of the associated bank. Meeting the V
IN
max limit ensures that the internal diode junctions that exist between each of
these pins and the V
CCO
rail do not turn on.
Table 5
specifies the V
CCO
range used to determine the max limit. When V
CCO
is at its
maximum recommended operating level (3.45V), V
IN
max is 3.95V. The maximum voltage that avoids oxide stress is V
INX
= 4.05V.
As long as the V
IN
max specification is met, oxide stress is not possible.
All Dedicated pins (M0–M2, CCLK, PROG_B, DONE, HSWAP_EN, TCK, TDI, TDO, and TMS) draw power from the V
CCAUX
rail
(2.5V). Meeting the V
IN
max limit ensures that the internal diode junctions that exist between each of these pins and the V
CCAUX
rail
do not turn on.
Table 5
specifies the V
CCAUX
range used to determine the max limit. When V
CCAUX
is at its maximum recommended
operating level (2.625V), V
IN
max < 3.125V. As long as the V
IN
max specification is met, oxide stress is not possible. For information
concerning the use of 3.3V signals, see the
3.3V-Tolerant Configuration Interface
section in Module 2:
Functional Description
.
For soldering guidelines, see "Device Packaging and Thermal Characteristics" at
www.xilinx.com/bvdocs/userguides/ug112.pdf
.
2.
3.
4.
5.
Table 1:
Absolute Maximum Ratings
(Continued)
Symbol
Description
Conditions
Min
Max
Units
Table 2:
Supply Voltage Thresholds for Power-On Reset
Symbol
Description
Min
Max
Units
V
CCINTT
V
CCAUXT
V
CCO4T
Threshold for the V
CCINT
supply
Threshold for the V
CCAUX
supply
Threshold for the V
CCO
Bank 4 supply
0.4
1.0
V
0.8
2.0
V
0.4
1.0
V
Notes:
1.
V
CCINT
, V
CCAUX
, and V
CCO
supplies may be applied in any order. When applying V
CCINT
power before V
CCAUX
power, the FPGA may
draw a
surplus
current in addition to the quiescent current levels specified in
Table 7
. Applying V
CCAUX
eliminates the surplus current.
The FPGA does not use any of the surplus current for the power-on process. For this power sequence, make sure that regulators
with foldback features will not shut down inadvertently.
To ensure successful power-on, V
CCINT
, V
CCO
Bank 4, and V
CCAUX
supplies must rise through their respective threshold-voltage
ranges with no dips at any point.
2.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC3S1000-4VQ100I | Spartan-3 FPGA Family: Complete Data Sheet |
| XC3S1000-4VQG100C | Spartan-3 FPGA Family: Complete Data Sheet |
| XC3S1000-4VQG100I | Spartan-3 FPGA Family: Complete Data Sheet |
| XC3S1000-5CP132C | Spartan-3 FPGA Family: Complete Data Sheet |
| XC3S1000-5CP132I | Spartan-3 FPGA Family: Complete Data Sheet |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC3S1000-4VQ100I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3 FPGA |
| XC3S1000-4VQG100C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3 FPGA Family: Complete Data Sheet |
| XC3S1000-4VQG100I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3 FPGA Family: Complete Data Sheet |
| XC3S1000-5CP132C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3 FPGA |
| XC3S1000-5CP132I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3 FPGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。