參數(shù)資料
型號(hào): XC3S1000-4VQ100C
廠商: XILINX INC
元件分類(lèi): FPGA
英文描述: Spartan-3 FPGA Family: Complete Data Sheet
中文描述: FPGA, 192 CLBS, 50000 GATES, PQFP100
封裝: VQFP-100
文件頁(yè)數(shù): 196/198頁(yè)
文件大?。?/td> 1605K
代理商: XC3S1000-4VQ100C
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)當(dāng)前第196頁(yè)第197頁(yè)第198頁(yè)
Spartan-3 FPGA Family: Pinout Descriptions
110
www.xilinx.com
DS099-4 (v1.6) January 17, 2005
Product Specification
R
Revision History
Date
Version No.
Description
04/03/03
1.0
Initial Xilinx release.
04/21/03
1.1
Added information on the VQ100 package footprint, including a complete pinout table
(
Table 17
) and footprint diagram (
Figure 8
).
Updated
Table 16
with final I/O counts for the VQ100 package. Also added final differential I/O
pair counts for the TQ144 package.
Added clarifying comments to HSWAP_EN pin description on
page 13
.
Updated the footprint diagram for the FG900 package shown in
Figure 16a
and
Figure 16b
.
Some thick lines separating I/O banks were incorrect.
Made cosmetic changes to
Figure 1
,
Figure 3
, and
Figure 4
.
Updated Xilinx hypertext links.
Added XC3S200 and XC3S400 to Pin Name column in
Table 21
.
05/12/03
1.1.1
AM32 pin was missing GND label in FG1156 package diagram (
Figure 17
).
07/11/03
1.1.2
Corrected misspellings of GCLK in
Table 1
and
Table 2
. Changed CMOS25 to LVCMOS25 in
Dual-Purpose Pin I/O Standard During Configuration
section. Clarified references to
Module 2. For XC3S5000 in FG1156 package, corrected N.C. symbol to a black square in
Table 40
, key, and package drawing.
07/29/03
1.2
Corrected pin names on FG1156 package. Some package balls incorrectly included LVDS pair
names. The affected balls on the FG1156 package include G1, G2, G33, G34, U9, U10, U25,
U26, V9, V10, V25, V26, AH1, AH2, AH33, AH34. The number of LVDS pairs is unaffected.
Modified affected balls and re-sorted rows in
Table 40
. Updated affected balls in
Figure 17
.
Also updated ASCII and Excel electronic versions of FG1156 pinout.
08/19/03
1.2.1
Removed 100 MHz ConfigRate option in
CCLK: Configuration Clock
section and in
Table 11
.
Added note that TDO is a totem-pole output in
Table 9
.
10/09/03
1.2.2
Some pins had incorrect bank designations and were improperly sorted in
Table 23
. No pin
names or functions changed. Renamed DCI_IN to DCI and added black diamond to N.C. pins
in
Table 23
. In
Figure 11
, removed some extraneous text from pin 106 and corrected spelling
of pins 45, 48, and 81.
12/17/03
1.3
Added FG320 pin tables and pinout diagram (
FG320: 320-lead Fine-pitch Ball Grid Array
).
Made cosmetic changes to the TQ144 footprint (
Figure 10
), the PQ208 footprint (
Figure 11
),
the FG676 footprint (
Figure 15
), and the FG900 footprint (
Figure 16
). Clarified wording in
Precautions When Using the JTAG Port in 3.3V Environments
section.
02/27/04
1.4
Clarified wording in
Using JTAG Port After Configuration
section. In
Table 12
, reduced
package height for FG320 and increased maximum I/O values for the FG676, FG900, and
FG1156 packages.
07/13/04
1.5
Added information on lead-free (Pb-free) package options to the
Package Overview
section
plus
Table 12
and
Table 14
. Clarified the VRN_# reference resistor requirements for I/O
standards that use single termination as described in the
DCI Termination Types
section and
in
Figure 3b
. Graduated from Advance Product Specification to Product Specification.
08/24/04
1.5.1
Removed XC3S2000 references from
FG1156: 1156-lead Fine-pitch Ball Grid Array
.
01/17/05
1.6
Added XC3S50 in CP132 package option. Added XC3S2000 in FG456 package option. Added
XC3S4000 in FG676 package option. Added
Selecting the Right Package Option
section.
Modified or added
Table 12
,
Table 14
,
Table 15
,
Table 16
,
Table 19
,
Table 20
,
Table 30
,
Table 32
,
Table 33
,
Table 36
,
Figure 9
, and
Figure 15
.
相關(guān)PDF資料
PDF描述
XC3S1000-4VQ100I Spartan-3 FPGA Family: Complete Data Sheet
XC3S1000-4VQG100C Spartan-3 FPGA Family: Complete Data Sheet
XC3S1000-4VQG100I Spartan-3 FPGA Family: Complete Data Sheet
XC3S1000-5CP132C Spartan-3 FPGA Family: Complete Data Sheet
XC3S1000-5CP132I Spartan-3 FPGA Family: Complete Data Sheet
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC3S1000-4VQ100I 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Spartan-3 FPGA
XC3S1000-4VQG100C 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Spartan-3 FPGA Family: Complete Data Sheet
XC3S1000-4VQG100I 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Spartan-3 FPGA Family: Complete Data Sheet
XC3S1000-5CP132C 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Spartan-3 FPGA
XC3S1000-5CP132I 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Spartan-3 FPGA