- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374986 > XC3S1000-4VQ100C (XILINX INC) Spartan-3 FPGA Family: Complete Data Sheet PDF資料下載
參數(shù)資料
| 型號(hào)： | XC3S1000-4VQ100C |
| 廠商： | XILINX INC |
| 元件分類： | FPGA |
| 英文描述： | Spartan-3 FPGA Family: Complete Data Sheet |
| 中文描述： | FPGA, 192 CLBS, 50000 GATES, PQFP100 |
| 封裝： | VQFP-100 |
| 文件頁(yè)數(shù)： | 2/198頁(yè) |
| 文件大小： | 1605K |
| 代理商： | XC3S1000-4VQ100C |
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)
DS099-1 (v1.4) January 17, 2005
Preliminary Product Specification
www.xilinx.com
1
2005 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at
http://www.xilinx.com/legal.htm
.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
Introduction
The Spartan-3 family of Field-Programmable Gate Arrays
is specifically designed to meet the needs of high volume,
cost-sensitive consumer electronic applications. The
eight-member family offers densities ranging from 50,000 to
five million system gates, as shown in
Table 1
.
The Spartan-3 family builds on the success of the earlier
Spartan-IIE family by increasing the amount of logic
resources, the capacity of internal RAM, the total number of
I/Os, and the overall level of performance as well as by
improving
clock
management
enhancements derive from state-of-the-art Virtex-II tech-
nology. These Spartan-3 enhancements, combined with
advanced process technology, deliver more functionality
and bandwidth per dollar than was previously possible, set-
ting new standards in the programmable logic industry.
Because of their exceptionally low cost, Spartan-3 FPGAs
are ideally suited to a wide range of consumer electronics
applications, including broadband access, home network-
ing, display/projection and digital television equipment.
The Spartan-3 family is a superior alternative to mask pro-
grammed ASICs. FPGAs avoid the high initial cost, the
lengthy development cycles, and the inherent inflexibility of
conventional ASICs. Also, FPGA programmability permits
design upgrades in the field with no hardware replacement
necessary, an impossibility with ASICs.
functions.
Numerous
Features
Very low cost, high-performance logic solution for
high-volume, consumer-oriented applications
-
Densities as high as 74,880 logic cells
Table 1:
Summary of Spartan-3 FPGA Attributes
-
Three power rails: for core (1.2V), I/Os (1.2V to
3.3V), and auxiliary purposes (2.5V)
SelectIO signaling
-
Up to 784 I/O pins
-
622 Mb/s data transfer rate per I/O
-
18 single-ended signal standards
-
6 differential I/O standards including LVDS, RSDS
-
Termination by Digitally Controlled Impedance
-
Signal swing ranging from 1.14V to 3.45V
-
Double Data Rate (DDR) support
Logic resources
-
Abundant logic cells with shift register capability
-
Wide multiplexers
-
Fast look-ahead carry logic
-
Dedicated 18 x 18 multipliers
-
JTAG logic compatible with IEEE 1149.1/1532
SelectRAM hierarchical memory
-
Up to 1,872 Kbits of total block RAM
-
Up to 520 Kbits of total distributed RAM
Digital Clock Manager (up to four DCMs)
-
Clock skew elimination
-
Frequency synthesis
-
High resolution phase shifting
Eight global clock lines and abundant routing
Fully supported by Xilinx ISE development system
-
Synthesis, mapping, placement and routing
MicroBlaze processor, PCI, and other cores
Pb-free packaging options
Low-power
Spartan-3L
Spartan-3 XA Family options
Family
and
Automotive
06
Spartan-3 FPGA Family:
Introduction and Ordering
Information
Preliminary Product Specification
DS099-1 (v1.4) January 17, 2005
0
0
R
Device
XC3S50
2
XC3S200
2
XC3S400
2
XC3S1000
2
,
3
XC3S1500
3
XC3S2000
XC3S4000
3
XC3S5000
System
Gates
50K
200K
400K
1M
1.5M
2M
4M
5M
Equivalent
Logic Cells
1,728
4,320
8,064
17,280
29,952
46,080
62,208
74,880
CLB Array
(One CLB = Four Slices)
Rows Columns Total CLBs
16
12
24
20
32
28
48
40
64
52
80
64
96
72
104
80
Distributed
RAM (bits
1
)
12K
30K
56K
120K
208K
320K
432K
520K
Block RAM
(bits
1
)
72K
216K
288K
432K
576K
720K
1,728K
1,872K
Dedicated
Multipliers
4
12
16
24
32
40
96
104
DCMs
2
4
4
4
4
4
4
4
Maximum
User I/O
124
173
264
391
487
565
712
784
Maximum
Differential
I/O Pairs
56
76
116
175
221
270
312
344
192
480
896
1,920
3,328
5,120
6,912
8,320
Notes:
1.
2.
3.
By convention, one Kb is equivalent to 1,024 bits.
These devices are available in Xilinx Automotive versions as described in
DS314
: Spartan-3 Automotive XA FPGA Family.
XC3S1000, XC3S1500, and XC3S4000 are also available in lower static power versions as described in
DS313
: Spartan-3L Low Power FPGA Family.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC3S1000-4VQ100I | Spartan-3 FPGA Family: Complete Data Sheet |
| XC3S1000-4VQG100C | Spartan-3 FPGA Family: Complete Data Sheet |
| XC3S1000-4VQG100I | Spartan-3 FPGA Family: Complete Data Sheet |
| XC3S1000-5CP132C | Spartan-3 FPGA Family: Complete Data Sheet |
| XC3S1000-5CP132I | Spartan-3 FPGA Family: Complete Data Sheet |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC3S1000-4VQ100I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3 FPGA |
| XC3S1000-4VQG100C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3 FPGA Family: Complete Data Sheet |
| XC3S1000-4VQG100I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3 FPGA Family: Complete Data Sheet |
| XC3S1000-5CP132C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3 FPGA |
| XC3S1000-5CP132I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-3 FPGA |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。