參數(shù)資料
型號(hào)： W9751G6JB-25A
廠商： WINBOND ELECTRONICS CORP
元件分類： DRAM
英文描述： 32M X 16 DDR DRAM, 0.4 ns, PBGA84
封裝： 12.50 X 8 MM, ROHS COMPLIANT, WBGA-84
文件頁(yè)數(shù)： 62/86頁(yè)
文件大小： 1030K
代理商： W9751G6JB-25A
W9751G6JB
Publication Release Date: Mar. 10, 2010
- 65 -
Revision A02
9.12 AC Input Test Conditions
(0℃ ≤ TCASE ≤ 85℃ for -18/-25/-3, -40℃ ≤ TCASE ≤ 95℃ for 25I/25A, VDD, VDDQ = 1.8V ± 0.1V)
CONDITION
SYMBOL
VALUE
UNIT
NOTES
Input reference voltage
VREF
0.5 x VDDQ
V
1
Input signal maximum peak to peak swing
VSWING(MAX)
1.0
V
1
Input signal minimum slew rate
SLEW
1.0
V/nS
2, 3
Notes:
1. Input waveform timing is referenced to the input signal crossing through the VIH/IL(ac) level applied to the device under test.
2. The input signal minimum slew rate is to be maintained over the range from VREF to VIH(ac) min for rising edges and the
range from VREF to VIL(ac) max for falling edges as shown in the below figure.
3. AC timings are referenced with input waveforms switching from VIL(ac) to VIH(ac) on the positive transitions and VIH(ac) to
VIL(ac) on the negative transitions.
9.13 Differential Input/Output AC Logic Levels
(0℃ ≤ TCASE ≤ 85℃ for -18/-25/-3, -40℃ ≤ TCASE ≤ 95℃ for 25I/25A, VDD, VDDQ = 1.8V ± 0.1V)
PARAMETER
SYM.
MIN.
MAX.
UNIT
NOTES
AC differential input voltage
VID (ac)
0.5
VDDQ + 0.6
V
1
AC differential cross point input voltage
VIX (ac)
0.5 x VDDQ - 0.175
0.5 x VDDQ + 0.175
V
2
AC differential cross point output voltage
VOX (ac)
0.5 x VDDQ - 0.125
0.5 x VDDQ + 0.125
V
3
Notes:
1. VID (ac) specifies the input differential voltage |VTR -VCP | required for switching, where VTR is the true input signal (such
as CLK, LDQS or UDQS) and VCP is the complementary input signal (such as CLK , LDQS or UDQS ). The minimum
value is equal to VIH (ac) - VIL (ac).
2. The typical value of VIX (ac) is expected to be about 0.5 x VDDQ of the transmitting device and VIX (ac) is expected to track
variations in VDDQ. VIX (ac) indicates the voltage at which differential input signals must cross.
3. The typical value of VOX (ac) is expected to be about 0.5 x VDDQ of the transmitting device and VOX (ac) is expected to
track variations in VDDQ. VOX (ac) indicates the voltage at which differential output signals must cross.
△
TF
△
TR
VDDQ
VIH(ac) min
Falling Slew =
Rising Slew =
VIH(dc) min
VREF
VIL(dc) max
VIL(ac) max
VSS
VSWING(MAX)
VREF - VIL(ac) max
△
TF
VIH(ac) min - VREF
△
TR
VDDQ
VSSQ
VIX or VOX
VID
VTR
Crossing point
VCP
Figure 28—AC input test signal and Differential signal levels waveform
相關(guān)PDF資料
PDF描述
W9751G8JB-18 DDR DRAM, PBGA84
W9812G21H-6I 4M X 32 SYNCHRONOUS DRAM, 5 ns, PDSO86
W9812G21H-6C 4M X 32 SYNCHRONOUS DRAM, 4.5 ns, PDSO86
W9812G6JH-6 8M X 16 SYNCHRONOUS DRAM, 5 ns, PDSO54
W986416AH-10 4M X 16 SYNCHRONOUS DRAM, 8 ns, PDSO54
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W9751G6JB-3 制造商:Winbond Electronics Corp 功能描述:512MB DDRII
W9751G6KB 制造商:WINBOND 制造商全稱:Winbond 功能描述:8M ? 4 BANKS ? 16 BIT DDR2 SDRAM
W9751G6KB-18 制造商:Winbond Electronics Corp 功能描述:IC MEMORY
W9751G6KB-25 功能描述:IC DDR2 SDRAM 512MBIT 84WBGA RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 格式 - 存儲(chǔ)器:閃存 存儲(chǔ)器類型:閃存 - NAND 存儲(chǔ)容量:4G（256M x 16） 速度:- 接口:并聯(lián) 電源電壓:2.7 V ~ 3.6 V 工作溫度:0°C ~ 70°C 封裝/外殼:48-TFSOP（0.724"，18.40mm 寬） 供應(yīng)商設(shè)備封裝:48-TSOP I 包裝:Digi-Reel® 其它名稱:557-1461-6
W9751G6KB25A 制造商:WINBOND 制造商全稱:Winbond 功能描述:Double Data Rate architecture: two data transfers per clock cycle
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*