參數(shù)資料
型號: W9751G6JB-25A
廠商: WINBOND ELECTRONICS CORP
元件分類: DRAM
英文描述: 32M X 16 DDR DRAM, 0.4 ns, PBGA84
封裝: 12.50 X 8 MM, ROHS COMPLIANT, WBGA-84
文件頁數(shù): 38/86頁
文件大?。?/td> 1030K
代理商: W9751G6JB-25A
W9751G6JB
Publication Release Date: Mar. 10, 2010
- 43 -
Revision A02
9.11
AC Characteristics
9.11.1 AC Characteristics and Operating Condition for -18 speed grade
SPEED GRADE
DDR2-1066 (-18)
Bin(CL-tRCD-tRP)
7-7-7
SYM.
PARAMETER
MIN.
MAX.
UNIT25
NOTES
tRCD
Active to Read/Write Command Delay Time
13.125
nS
23
tRP
Precharge to Active Command Period
13.125
nS
23
tRC
Active to Ref/Active Command Period
53.125
nS
23
tRAS
Active to Precharge Command Period
40
70000
nS
4,23
tRFC
Auto Refresh to Active/Auto Refresh command period
105
nS
5
0
°C TCASE 85°C
7.8
μS
5
tREFI
Average periodic
refresh Interval
85
°C
< TCASE 95°C
3.9
μS
5,6
tCCD
CAS to CAS command delay
2
nCK
tCK(avg) @ CL=4
3.75
7.5
nS
30,31
tCK(avg) @ CL=5
3
7.5
nS
30,31
tCK(avg) @ CL=6
2.5
7.5
nS
30,31
tCK(avg)
Average clock period
tCK(avg) @ CL=7
1.875
7.5
nS
30,31
tCH(avg)
Average clock high pulse width
0.48
0.52
tCK(avg)
30,31
tCL(avg)
Average clock low pulse width
0.48
0.52
tCK(avg)
30,31
tAC
DQ output access time from CLK/ CLK
-350
350
pS
35
tDQSCK
DQS output access time from CLK / CLK
-325
325
pS
35
tDQSQ
DQS-DQ skew for DQS & associated DQ signals
175
pS
13
tCKE
CKE minimum high and low pulse width
3
nCK
7
tRRD
Active to active command period for 2KB page size
10
nS
8,23
tFAW
Four Activate Window for 2KB page size
45
nS
23
tWR
Write recovery time
15
nS
23
tDAL
Auto-precharge write recovery + precharge time
WR + tnRP
nCK
24
tWTR
Internal Write to Read command delay
7.5
nS
9,23
tRTP
Internal Read to Precharge command delay
7.5
nS
4,23
tIS (base)
Address and control input setup time
125
pS
10,26,
40,42,43
tIH (base)
Address and control input hold time
200
pS
11,26,
40,42,43
tIS (ref)
Address and control input setup time
325
pS
10,26,
40,42,43
tIH (ref)
Address and control input hold time
325
pS
11,26,
40,42,43
tIPW
Address and control input pulse width for each input
0.6
tCK(avg)
tDQSS
DQS latching rising transitions to associated clock edges
-0.25
0.25
tCK(avg)
28
tDSS
DQS falling edge to CLK setup time
0.2
tCK(avg)
28
tDSH
DQS falling edge hold time from CLK
0.2
tCK(avg)
28
tDQSH
DQS input high pulse width
0.35
tCK(avg)
tDQSL
DQS input low pulse width
0.35
tCK(avg)
相關(guān)PDF資料
PDF描述
W9751G8JB-18 DDR DRAM, PBGA84
W9812G21H-6I 4M X 32 SYNCHRONOUS DRAM, 5 ns, PDSO86
W9812G21H-6C 4M X 32 SYNCHRONOUS DRAM, 4.5 ns, PDSO86
W9812G6JH-6 8M X 16 SYNCHRONOUS DRAM, 5 ns, PDSO54
W986416AH-10 4M X 16 SYNCHRONOUS DRAM, 8 ns, PDSO54
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W9751G6JB-3 制造商:Winbond Electronics Corp 功能描述:512MB DDRII
W9751G6KB 制造商:WINBOND 制造商全稱:Winbond 功能描述:8M ? 4 BANKS ? 16 BIT DDR2 SDRAM
W9751G6KB-18 制造商:Winbond Electronics Corp 功能描述:IC MEMORY
W9751G6KB-25 功能描述:IC DDR2 SDRAM 512MBIT 84WBGA RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 格式 - 存儲器:閃存 存儲器類型:閃存 - NAND 存儲容量:4G(256M x 16) 速度:- 接口:并聯(lián) 電源電壓:2.7 V ~ 3.6 V 工作溫度:0°C ~ 70°C 封裝/外殼:48-TFSOP(0.724",18.40mm 寬) 供應(yīng)商設(shè)備封裝:48-TSOP I 包裝:Digi-Reel® 其它名稱:557-1461-6
W9751G6KB25A 制造商:WINBOND 制造商全稱:Winbond 功能描述:Double Data Rate architecture: two data transfers per clock cycle