- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361798 > W925E625 Telephone Controller PDF資料下載
參數(shù)資料
| 型號： | W925E625 |
| 英文描述： | Telephone Controller |
| 中文描述： | 電話控制器 |
| 文件頁數(shù)： | 57/71頁 |
| 文件大?。?/td> | 1055K |
| 代理商： | W925E625 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁當前第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁
W925E/C625
8-bit CID Microcontroller
sets the bit FDR and converts the 8-bit serial data into the byte register FSKDR. The rising edge
of bit FDR will set the flag FDRF to produce CID interrupt but FDRF is cleared by software. User
can get the FSK data by reading register FSKDR or sampling the bit FDATA. The timing of FSK
demodulation is shown in Figure 6-24.
Revision : A6
-57-
Release Date : 2002/7/2
Tip/Ring
1*
1
0
b0
b1
b2
start
b3
b4
b5 b6
b7 1*
0
b0
b1 b2
b3
b4 b5
b6 b7
1
1
0
b0
stop
start
stop
start
FDATA
b0
b1 b2
b3
b4 b5
b6 b7
b0 b1
b2
b3 b4
b5 b6
b7
start
stop
start
stop
start
t
IDD
FCLK
FDR
1/f
DCLK0
t
CRD
t
RH
1st byte data
2nd byte data
1st byte data
2nd byte data
* Mark bit or redundant stop bit(s), will be omitted.
+ Clear by software.
FDRF
+
FSKDR
1st byte data
2nd byte data
Figure 6-24 Serial Data Interface Timing of FSK Demodulation
CID Input Gain Control
The CID input gain and input hysteresis are controllable by internal CID gain control registers.
CIDGD and CIDGA registers determine the 6 internal CID gain control registers. CID gain control
data register (CIDGD) presents the data bus. The lower 3 bits of CID gain control address register
(CIDGA) presents the address. The rising edge of CIDGA.4 will latch the CIDGD in the
corresponding internal CID gain control register. The 6 internal CID gain control registers are
addressed as following table. Setting the 6 registers as the suggestion value guarantees the CID
spec.
Address
(CIDGA.2-0)
000
DTMFR1
: DTMF register1
001
DTMFR2
: DTMF register2
002
PGAF
: Programmable gain control alert tone and FSK
003
PGAD
: Programmable gain control DTMF
004
PHAD
: Programmable hysteresis alert tone and DTMF
005
PHFL
: Programmable hysteresis FSK and low pass filter
è
X=0 DTMF receiver works a DTMF decoder, X=1 DTMF receiver works as a tone detector.
The signals to set internal CID gain control registers is shown in Figure 6-25
Internal CID Gain Control Register
Suggestion
Value
0000 0001B
011X 0001B
è
99H
A7H
35H
33H
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W9320 | A-Law/u-Law CODEC |
| W9320S | A-Law/u-Law CODEC |
| W942508BH | DRAM |
| W942516BH | DRAM |
| W9451GBDA-6 | SDRAM|DDR|64MX64|CMOS|DIMM|184PIN|PLASTIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W925E625FG | 功能描述:IC MCU 8-BIT W/CID 160-PQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:W925 標準包裝:250 系列:80C 核心處理器:8051 芯體尺寸:8-位 速度:16MHz 連通性:EBI/EMI，I²C，UART/USART 外圍設(shè)備:POR，PWM，WDT 輸入/輸出數(shù):40 程序存儲器容量:- 程序存儲器類型:ROMless EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:68-LCC（J 形引線） 包裝:帶卷 (TR) |
| W925EP01 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:8-BIT CID MICROCONTROLLER |
| W925EP01FG | 制造商:WINBOND 制造商全稱:Winbond 功能描述:8-BIT CID MICROCONTROLLER |
| W925G240 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:8-BIT CID MICROCONTROLLER |
| W925G625 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:8-bit CID MICROCONTROLLER |
發(fā)布緊急采購，3分鐘左右您將得到回復。