- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361798 > W925E625 Telephone Controller PDF資料下載
參數(shù)資料
| 型號： | W925E625 |
| 英文描述： | Telephone Controller |
| 中文描述： | 電話控制器 |
| 文件頁數(shù)： | 22/71頁 |
| 文件大?。?/td> | 1055K |
| 代理商： | W925E625 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁
W925E/C625
8-bit CID Microcontroller
PORT 3
Revision : A6
-22-
Release Date : 2002/7/2
(initial=FFh, input mode)
Bit:
7
6
5
4
3
2
1
0
P3.7
P3.6
P3.5
P3.4
P3.3
P3.2
P3.1
P3.0
Mnemonic: P3
Address: B0h
P3.7-0: P3 can be selected as input or output mode by the P3IO register, At initial reset, P3IO is
set to 0FFH, P3 is used as input mode. When P3IO is set to 00h, the P3 is used as
CMOS output mode. Special function of P3 is described below.
P3.5
T1
Timer/Counter 1 external count input
P3.4
T0
Timer/Counter 0 external count input
P3.3
INT1
External interrupt 1
P3.2
INT0
External interrupt 0
CID REGISTER
(initial=00H,
read only
)
Bit:
Mnemonic: CIDR
7
-
6
5
4
3
2
1
0
FCLK
FDATA
FCD
DTMFD
FDR
Address: B1h
ALGO
RNG
This SFR indicates the CID signal immediately. Register data is set or cleared by hardware only.
FCLK: FSK serial clock with the baud rate of 1200Hz.
FDATA: FSK serial bit data.
FCD: Set when FSK carrier is detected. Cleared when FSK carrier is disappeared.
DTMFD: Set when DTMF decoded data is ready. Cleared when DTMF signal ends.
FDR: Set when FSK 8 bits data is ready. Cleared before next FSK start bit comes
ALGO: Dual tone Alert signal Guard time detect signal. Set when a guard time qualified dual tone
alert signal has been detected. Cleared when the guard time qualified dual tone alert
signal is absent.
RNG: Ring detection bit. High to indicate the detection of line reversal and/or ringing.
CID FLAG GENERATOR
(initial=00H)
Bit:
Mnemonic: CIDFG
7
-
6
-
5
-
4
3
2
1
0
FSF
DTMFDF FDRF ALGOF RNGF
Address: B2h
FSF: Set when FSK Latch clock low to high. Cleared by software
DTMFDF: Set when DTMFD low to high. Cleared by software
FDRF: Set when FDR low to high. Cleared by software.
ALGOF: Set when ALGO low to high. Cleared by software.
RNGF: Set when RNG low to high. Cleared by software.
CID POWER CONTROL REGISTER
(initial=00H)
Bit:
Mnemonic: CIDPCR
7
-
6
-
5
-
4
3
-
2
1
0
CIDE
FSKE
Address: B3h
CASE DTMFE
CIDE: Global enable CID function. Low to disable all functions of CID parts.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W9320 | A-Law/u-Law CODEC |
| W9320S | A-Law/u-Law CODEC |
| W942508BH | DRAM |
| W942516BH | DRAM |
| W9451GBDA-6 | SDRAM|DDR|64MX64|CMOS|DIMM|184PIN|PLASTIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W925E625FG | 功能描述:IC MCU 8-BIT W/CID 160-PQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:W925 標(biāo)準(zhǔn)包裝:250 系列:80C 核心處理器:8051 芯體尺寸:8-位 速度:16MHz 連通性:EBI/EMI，I²C，UART/USART 外圍設(shè)備:POR，PWM，WDT 輸入/輸出數(shù):40 程序存儲器容量:- 程序存儲器類型:ROMless EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:68-LCC（J 形引線） 包裝:帶卷 (TR) |
| W925EP01 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:8-BIT CID MICROCONTROLLER |
| W925EP01FG | 制造商:WINBOND 制造商全稱:Winbond 功能描述:8-BIT CID MICROCONTROLLER |
| W925G240 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:8-BIT CID MICROCONTROLLER |
| W925G625 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:8-bit CID MICROCONTROLLER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。