- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359354 > VDP3130Y (MICRONAS SEMICONDUCTOR HOLDING AG) Video Processor Family PDF資料下載
參數(shù)資料
| 型號： | VDP3130Y |
| 廠商： | MICRONAS SEMICONDUCTOR HOLDING AG |
| 英文描述： | Video Processor Family |
| 中文描述： | 視頻處理器系列 |
| 文件頁數(shù)： | 47/76頁 |
| 文件大小： | 1770K |
| 代理商： | VDP3130Y |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
ADVANCE INFORMATION
VDP 313xY
Micronas
47
171
bit[11:0]
first line of macrovision detection window
(relative to vsync)
6
MCV_START
172
bit[11:0]
last line of macrovision detection window
(relative to vsync)
15
MCV_STOP
Scaler Control Register
40
scaler mode register
bit[1:0]
scaler mode
0
1
2
3
linear scaling mode
nonlinear scaling mode,
’
panorama
’
nonlinear scaling mode,
’
waterglass
’
reserved
bit[10:2]
reserved, set to 0
bit[11]
scaler update
0
start scaler update command,
when the registers are updated the bit is set
to 1
0
SCMODE
MODE
SCUP
41
luma offset register
bit[6:0]
luma offset 0..127
ITU-R output format:
CVBS output format:
57
4
this register is updated when the scaler mode register is written
57
YOFFS
42
active video length for 1-h FIFO
bit[11:0]
length in pixels
this register is updated when the scaler mode register is written
1080
FFLIM
43
scaler1 coefficient, this scaler is compressing the signal.
For compression by a factor c the value c*1024 is required.
bit[11:0]
allowed values from 1024..4095
this register is updated when the scaler mode register is written
1024
SCINC1
44
scaler2 coefficient, this scaler is expanding the signal.
For expansion by a factor c the value 1/c*1024 is required.
bit[11:0]
allowed values from 256..1024
this register is updated when the scaler mode register is written
1024
SCINC2
45
scaler1/2 nonlinear scaling coefficient
this register is updated when the scaler mode register is written
0
SCINC
47 -
4B
scaler1 window controls, see table
5 12-bit registers for control of the nonlinear scaling
this register is updated when the scaler mode register is written
0
SCW1_0 - 4
Table 2
–
6:
Control Registers of the Fast Processor for control of the video frontend functions
default values are initializied at reset
FP Sub-
address
(hex)
Function
Default
Name
(hex)
相關PDF資料 |
PDF描述 |
|---|---|
| VDP31XXB | Video Processor Family |
| VDP3108PR | Consumer IC |
| VDSGLD_38.88 | TRANS PREBIASED PNP 200MW SOT23 |
| VDSL5100I | TVS 400W 43V UNIDIRECT SMA |
| VDSL5100 | TVS 400W 40V BIDIRECT SMA |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| VDP3131Y | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video Processor Family |
| VDP3132Y | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video Processor Family |
| VDP3133Y | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video Processor Family |
| VDP3134Y | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video Processor Family |
| VDP313XY | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video Processor Family |
發(fā)布緊急采購，3分鐘左右您將得到回復。