- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359354 > VDP3130Y (MICRONAS SEMICONDUCTOR HOLDING AG) Video Processor Family PDF資料下載
參數(shù)資料
| 型號： | VDP3130Y |
| 廠商： | MICRONAS SEMICONDUCTOR HOLDING AG |
| 英文描述： | Video Processor Family |
| 中文描述： | 視頻處理器系列 |
| 文件頁數(shù)： | 30/76頁 |
| 文件大?。?/td> | 1770K |
| 代理商： | VDP3130Y |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
VDP 313xY
ADVANCE INFORMATION
30
Micronas
2.14.2.Control and Status Registers
Table 2
–
4 gives definitions of the VDP control and sta-
tus registers. The number of bits indicated for each
register in the table is the number of bits implemented
in hardware, i.e. a 9-bit register must always be
accessed using two data bytes but the 7 MSB will be
‘
don
’
t care
’
on write operations and
‘
0
’
on read opera-
tions. Write registers that can be read back are indi-
cated in Table 2
–
4.
Functions implemented by software in the on-chip con-
trol microprocessor (FP) are explained in Table 2
–
6.
A hardware reset initializes all control registers to 0.
The automatic chip initialization loads a selected set of
registers with the default values given in Table 2
–
4.
The register modes given in Table 2
–
4 are
–
w: write only register
–
w/r:write/read data register
–
r:
read data from VPC
–
v:
register is latched with vertical sync
–
h: register is latched with horizontal sync
Table 2
–
4:
I
2
C control and status registers of the video frontend
I
2
C Sub
address
(hex)
Number
of bits
Mode
Function
Default
Name
(hex)
FP Interface
35
8
r
FP status
bit[0]
bit[1]
bit[2]
write request
read request
busy
FPSTA
36
16
w
bit[8:0]
bit[11:9]
9-bit FP read address
reserved, set to zero
FPRD
37
16
w
bit[8:0]
bit[11:9]
9-bit FP write address
reserved, set to zero
FPWR
38
16
w/r
bit[11:0]
FP data register,
reading/writing to this register will
autoincrement the FP read/write
address.
Only 16 bit of data are transferred
per I
2
C teleramm.
FPDAT
Black Line Detector
12
16
r
read only register, do not write to this register!
after reading, LOWLIN and UPLIN are reset to 127 to
start a new measurement
bit[6:0]
number of lower black lines
bit[7]
always 0
bit[14:8]
number of upper black lines
bit[15]
normal/black picture
BLKLIN
LOWLIN
UPLIN
BLKPIC
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VDP31XXB | Video Processor Family |
| VDP3108PR | Consumer IC |
| VDSGLD_38.88 | TRANS PREBIASED PNP 200MW SOT23 |
| VDSL5100I | TVS 400W 43V UNIDIRECT SMA |
| VDSL5100 | TVS 400W 40V BIDIRECT SMA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| VDP3131Y | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video Processor Family |
| VDP3132Y | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video Processor Family |
| VDP3133Y | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video Processor Family |
| VDP3134Y | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video Processor Family |
| VDP313XY | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video Processor Family |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。