
ADVANCE INFORMATION
VDP 3108
MICRONAS INTERMETALL
29
Name
Default
Function
Mode
Number
of bits
I
2
C Sub
address
1e
8
r
measurement adc status and fast blank input status
measurement status register
bit [0]
0/1
bit [2:1]
00
01
10
11
bit [3]
0/1
bit [4]
0/1
bit [5]
1
tube measurement active / complete
white drive measurement cycle
red
green
blue
reserved
picture measurement active / complete
fast blank input low / high (static)
fast blank input negative transition
(reset at read)
reserved
bit [7:6]
–
PMS
32
8
w
fast blank interface mode
bit [0]
0
1
bit [1]
0/1
bit [2]
0
1
bit [7:3]
reserved
fast blank from FBLIN pin
force internal fast blank signal to high
fast blank active high/low
clmpref
–
FBMD
DISPLAY PROCESSOR – TIMING
6f
9
w v
vertical blanking start
bit [8:0]
0..511
first line of vertical blanking
305
VBST
73
9
w v
vertical blanking stop
bit [8:0]
0..511
last line of vertical blanking
25
VBSO
6b
9
w v
start of active video
bit [8:0]
0..511
first line of active video
30
AVST
DISPLAY PROCESSOR – HORIZONTAL DEFLECTION
67
9
w v
adjustable delay from front sync to PLL2
adjust analog and digital RGB
bit [8:0]
–256..+255 +/– 8
μ
sec
–141
POFS2
63
9
w v
adjustable delay from fly back to PLL2
adjust horizontal position for analog RGB picture
bit [8:0]
–256..+255 +/– 8
μ
sec
0
POFS3
7e
9
w v
adjustable delay from fly back to main sync
adjust horizontal position for digital picture
bit [8:0]
allowed values
120
HPOS
17
8
w/r
start of horizontal blanking
bit [7:0]
0..255
0..t
h
1
HBST
16
8
w/r
end of horizontal blanking
bit [7:0]
0..255
0..t
h
48
HBSO