參數(shù)資料
型號(hào): VDP3108
廠商: MICRONAS SEMICONDUCTOR HOLDING AG
英文描述: Single-Chip Video Processor
中文描述: 單芯片視頻處理器
文件頁(yè)數(shù): 12/61頁(yè)
文件大?。?/td> 2638K
代理商: VDP3108
VDP 3108
ADVANCE INFORMATION
MICRONAS INTERMETALL
12
2.3. Digital Video Interfaces
The digital video interface allows insertion of digital data
in YC
r
C
b
format on the internal YC
r
C
b
data bus. The ort-
hogonal data structure of this bus is the ideal interface
point to external data sources and sinks. On top of this,
a host of formats are supported, e.g. support of level-2
teletext or the priority pixel bus concept.
Figure 2–13 shows all available digital interfaces:
YC
r
C
b
16 bit 4:2:2
RBG
5 bit 4:4:4
PRIO
3 bit, source selection
The YCrCb bus is used for video insertion. The RGB in-
terface is used for insertion of a Teletext or OSD picture.
The priority bus allows to mix up to 8 sources on the
YC
r
C
b
/ RGB bus.
ééé
Y
è
è
è
è
è
è
è
P
èèèé
èèèé
èèèè
é
é
ééé
é
é
é
ééé
R
PIP
TPU
CCU/
OSD
VDP
Video Display Pro-
Fig. 2–13:
VDP video interfaces
2.3.1. Picture Bus Interface
The picture bus format between all DIGIT3000 ICs is
YCrCb with 20.25 Msamples/s. Only active video is
transferred, synchronized by the system main sync sig-
nal (MSY) which indicates the start of valid data for each
scan line. The number of active samples per line is 1068
for all standards (525 and 625).
Via the MSY line, serial data is transferred which con-
tains information about the main picture such as current
line number, odd/even field etc.). It is generated by the
deflection circuitry and represents the orthogonal time-
base for the entire system.
Feature ICs (e.g. PIP) will be synchronized to the main
YC
r
C
b
bus. Digital insertion (boxing) is controlled by a
priority system.
2.3.2. Digital RGB Interface
Digital RGB from text or on-screen-display is connected
via the Picture bus. The RGB signal is 5 bits wide. The
RGB signals are not subject to any post-filtering. The
RGB signal provides 3–bit RGB (one bit per color), the
4th bit allows to display half contrast colors. Bit 5 enables
a programmable color–look–up table with 16 entries and
4 bit resolution per color. This allows the support of a
World System Teletext level-2 color display. Display con-
trast for RGB data can be adjusted separately by three
contrast multipliers.
2.3.3. Priority Codec
Up to eight digital YC
r
C
b
or RGB sources (main decoder,
PIP, OSD, Text, etc.) may be selected in real-time by
means of a 3-bit priority bus. Thus a pixelwise bus arbi-
tration and source switching is possible. It is essential
that all YC
r
C
b
-sources are synchronous and orthogonal.
In general each source (= master) has its own YC
r
C
b
bus
request. This bus request may either be software or
hardware-controlled, i.e. a fast blank signal. Data colli-
sion is avoided by a bus arbiter that provides the individ-
ual bus acknowledge in accordance to a user defined
priority.
Each master sends a bus request with his individual
priority ID onto the PRIO-bus and immediately reads
back the bus status. Only in case of positive arbitration
(send-PRIO-ID = read-PRIO-ID) the bus acknowledge
becomes active and the data is sent.
This treatment has many features that have impact on
the appearance of a TV picture:
real-time bus arbitration (PIP, OSD, ...)
priorities are software configurable
different coefficients for different sources
相關(guān)PDF資料
PDF描述
VDP3130Y Video Processor Family
VDP31XXB Video Processor Family
VDP3108PR Consumer IC
VDSGLD_38.88 TRANS PREBIASED PNP 200MW SOT23
VDSL5100I TVS 400W 43V UNIDIRECT SMA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
VDP3108B 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video Processor Family
VDP3108PR 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Consumer IC
VDP3112B 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video Processor Family
VDP3116B 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video Processor Family
VDP3120B 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video Processor Family