參數(shù)資料
型號： VDP3108
廠商： MICRONAS SEMICONDUCTOR HOLDING AG
英文描述： Single-Chip Video Processor
中文描述： 單芯片視頻處理器
文件頁數(shù)： 11/61頁
文件大?。?/td> 2638K
代理商： VDP3108
ADVANCE INFORMATION
VDP 3108
MICRONAS INTERMETALL
11
2.2.9. Skew Filter
The system clock is free running and not locked to the
TV line frequency. Therefore, the ADC sampling pattern
is not orthogonal. The decoded YC
r
C
b
signals are con-
verted to an orthogonal sampling raster by skew filter
block at the output of the color decoder.
The skew filters are controlled by a skew parameter and
allow to apply a group delay to the input signals without
introducing waveform of frequency response distortion.
The amount of phase shift of this filter is controlled by the
horizontal PLL1. The accuracy of the filters is 1/32
clocks for luminance and 1/4 clocks for chroma. Thus
the output of the color decoder is in an orthogonal pixel
format even in the case of nonstandard input signals
such as VCR.
Fig. 2–11:
Luminance, Chrominance skew
filter magnitude frequency response
Fig. 2–12:
Luminance, chrominance skew
filter group delay characteristics
dB
MHz
0
0
2
4
6
8
10
–1
–2
–3
–4
–5
–6
–7
–8
2
1
0.1, 0.9
0.2, 0.8
0.3, 0.7
0.4, 0.6
0.5
parameter:
α
,
32 steps
0, 1.0
clocks
MHz
2.5
2.3
0
2
4
6
8
10
2.1
1.9
1.7
1.5
1.3
1.1
0.9
0.7
0.5
0.6
0.7
0.8
0.9
1.0
0.4
0.3
0.2
0.1
0
0.5
parameter:
α
,
32 steps
2.2.10. Picture Bus Color Space
Output of the color decoder block is YC
r
C
b
with 20.25
Msamples/s. Only active video is transferred. The num-
ber of active samples is 1068 per line for all standards
(525 lines and 625 lines).
The following equations explain the data formats. The
R,G,B source signals are already gamma-weighted.
The transform matrix from R,G,B to color difference sig-
nals is given by:
Y
R
B
Y
Y
0.299
0.701
0.299
0.587
0.587
0.587
0.114
0.114
0.886
R
G
B
In each TV broadcast standard different weighting fac-
tors for (R–Y) and (B–Y) are used:
PAL:
V
U
= 0.877*(R–Y)
= 0.493*(B–Y)
NTSC:
I
Q
= V*cos33
°
– U*sin33
°
= V*sin33
°
+ U*cos33
°
SECAM:
Dr = –1.9*(R–Y)
Db = 1.5*(B–Y)
MAC
Vm = 0.927*(R–Y)
Um = 0.733*(B–Y)
Studio
(CCIR 601) C
b
= 0.564*(B–Y)
C
r
= 0.713*(R–Y)
In the color decoder the weighting for both color differ-
ence signals is adjusted individually. The default format
will have the following specification:
Y
C
r
C
b
= 224*Y + 16 (pure binary),
= 224*(0.713*(R–Y)) + 128 (offset binary),
= 224*(0.564*(B–Y)) + 128 (offset binary).
Optionally the picture bus format of the chrominance
components C
r,
C
b
can be switched to two’s comple-
ment format.
The YC
r
C
b
FIFO memories allow an adjustable delay for
the video processing e.g. one TV line. The memories are
controlled by the horizontal sync information available in
the front end and the display processor. Using the front
end sync, a window for the active video is generated.
Only active video data are written to the FIFO memories.
The display processor generates the main sync signal
from the display timing and data is read from the FIFOs
using the main sync signal. This allows an adjustable
delay as well as a variable delay, e.g. for VCR timebase
correction.
相關(guān)PDF資料
PDF描述
VDP3130Y Video Processor Family
VDP31XXB Video Processor Family
VDP3108PR Consumer IC
VDSGLD_38.88 TRANS PREBIASED PNP 200MW SOT23
VDSL5100I TVS 400W 43V UNIDIRECT SMA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
VDP3108B 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video Processor Family
VDP3108PR 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Consumer IC
VDP3112B 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video Processor Family
VDP3116B 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video Processor Family
VDP3120B 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video Processor Family
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*