- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄359325 > V54C316162VB (Mosel Vitelic, Corp.) High Performance 3.3 Volt 1M X 16 Synchronous DRAM(3.3V高性能1Mx16同步動(dòng)態(tài)RAM) PDF資料下載
參數(shù)資料
| 型號(hào)： | V54C316162VB |
| 廠(chǎng)商： | Mosel Vitelic, Corp. |
| 英文描述： | High Performance 3.3 Volt 1M X 16 Synchronous DRAM(3.3V高性能1Mx16同步動(dòng)態(tài)RAM) |
| 中文描述： | 高性能3.3伏100萬(wàn)× 16同步DRAM（3.3V的高性能1Mx16同步動(dòng)態(tài)RAM）的 |
| 文件頁(yè)數(shù)： | 10/61頁(yè) |
| 文件大?。?/td> | 571K |
| 代理商： | V54C316162VB |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)
10
V54C316162VB Rev. 1.0 July 1998
MOSEL V ITELIC
V54C316162VB
AC Characteristics
1,2
T
A
= 0 to 70
°
C; V
SS
= 0 V; V
CC
= 3.3 V
±
0.3 V, t
T
= 1 ns
#
Symbol
Parameter
Limit Values
Unit
Note
-8
-10
-12
Min.
Max.
Min.
Max.
Min.
Max.
Clock and Clock Enable
1
t
CK
Clock Cycle Time
CAS Latency = 3
CAS Latency = 2
CAS Latency = 1
8
12
24
10
15
30
12
18
36
ns
ns
ns
2
t
CK
System frequency
CAS Latency = 3
CAS Latency = 2
CAS Latency = 1
125
83
41
100
66
33
83
55
27
MHz
MHz
MHz
3
t
AC
Clock Access Time
CAS Latency = 3
CAS Latency = 2
CAS Latency = 1
–
–
7
8
21
–
–
–
8
9
27
–
–
–
9
10
27
ns
ns
ns
4
t
CH
Clock High Pulse Width
3
–
3.5
–
4
–
ns
5
t
CL
Clock Low Pulse Width
3
–
3.5
–
4
–
ns
6
t
T
Transition time
(rise and fall)
1
30
1
30
1
30
ns
Setup and Hold Times
7
t
CS
Command Setup time
2.5
–
3
–
3.5
–
ns
8
t
AS
Address Setup Time
2.5
–
3
–
3.5
–
ns
9
t
DS
Data In Setup Time
2.5
–
3
–
3.5
–
ns
10
t
CKS
CKE Setup Time
2.5
–
3
–
3.5
–
ns
11
t
CKSP
CKE Set-up Time
(Power down mode)
2.5
–
3
–
3.5
–
ns
12
t
CKSR
CKE Set-up Time
(Self Refresh Exit)
8
–
8
–
8
–
ns
13
t
CH
Command Hold Time
1
–
1
–
1.5
–
ns
14
t
AH
Address Hold Time
1
–
1
–
1.5
–
ns
15
t
DH
Data In Hold Time
1
–
1
–
1.5
–
ns
16
t
CKH
CKE Hold Time
1
–
1
–
1.5
–
ns
Common Parameters
17
t
RCD
Row to Column Delay Time
24
–
30
–
30
–
ns
18
t
RAS
Row Active Time
36
120k
45
120k
60
120k
ns
19
t
RP
Precharge Time
24
–
30
–
36
–
ns
20
t
RC
Row Cycle Time
60
120k
75
120k
96
120k
ns
21
t
RRD
Bank to Bank Delay Time
16
–
20
–
24
–
ns
22
t
CCD
CAS to CAS delay time
(same bank)
1
–
1
–
1
–
CLK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V54C316162 | 200/183/166/143 MHz 3.3 VOLT, 4K REFRESH ULTRA HIGH PERFORMANCE 1M X 16 SDRAM 2 BANKS X 512Kbit X 16 |
| V54C316162VC-5 | 200/183/166/143 MHz 3.3 VOLT, 2K REFRESH ULTRA HIGH PERFORMANCE 1M X 16 SDRAM 2 BANKS X 512Kbit X 16 |
| V54C316162VC-55 | 200/183/166/143 MHz 3.3 VOLT, 2K REFRESH ULTRA HIGH PERFORMANCE 1M X 16 SDRAM 2 BANKS X 512Kbit X 16 |
| V54C316162VC-6 | 200/183/166/143 MHz 3.3 VOLT, 2K REFRESH ULTRA HIGH PERFORMANCE 1M X 16 SDRAM 2 BANKS X 512Kbit X 16 |
| V54C316162VC-7 | 200/183/166/143 MHz 3.3 VOLT, 2K REFRESH ULTRA HIGH PERFORMANCE 1M X 16 SDRAM 2 BANKS X 512Kbit X 16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| V54C316162VC | 制造商:MOSEL 制造商全稱(chēng):MOSEL 功能描述:200/183/166/143 MHz 3.3 VOLT, 2K REFRESH ULTRA HIGH PERFORMANCE 1M X 16 SDRAM 2 BANKS X 512Kbit X 16 |
| V54C316162VC-5 | 制造商:MOSEL 制造商全稱(chēng):MOSEL 功能描述:200/183/166/143 MHz 3.3 VOLT, 2K REFRESH ULTRA HIGH PERFORMANCE 1M X 16 SDRAM 2 BANKS X 512Kbit X 16 |
| V54C316162VC-55 | 制造商:MOSEL 制造商全稱(chēng):MOSEL 功能描述:200/183/166/143 MHz 3.3 VOLT, 2K REFRESH ULTRA HIGH PERFORMANCE 1M X 16 SDRAM 2 BANKS X 512Kbit X 16 |
| V54C316162VC-6 | 制造商:MOSEL 制造商全稱(chēng):MOSEL 功能描述:200/183/166/143 MHz 3.3 VOLT, 2K REFRESH ULTRA HIGH PERFORMANCE 1M X 16 SDRAM 2 BANKS X 512Kbit X 16 |
| V54C316162VC-7 | 制造商:MOSEL 制造商全稱(chēng):MOSEL 功能描述:200/183/166/143 MHz 3.3 VOLT, 2K REFRESH ULTRA HIGH PERFORMANCE 1M X 16 SDRAM 2 BANKS X 512Kbit X 16 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。