參數(shù)資料
型號: TSPC860
廠商: Atmel Corp.
英文描述: Integrated Communication Processor
中文描述: 綜合通信處理器
文件頁數(shù): 13/93頁
文件大?。?/td> 1601K
代理商: TSPC860
13
TSPC860 [Preliminary]
2129B–HIREL–12/04
WE0
BS_B0
IORD
High
C7
Output
Write Enable 0—Output asserted when a write access to an external
slave controlled by the GPCM is initiated by the TSPC860
.
WE0
is
asserted if D(0-7) contains valid data to be stored by the slave
device.
Byte Select 0 on UPMB—Output asserted under control of the
UPMB, as programmed by the user. In a read or write transfer, the
line is only asserted if D(0-7) contains valid data.
IO Device Read—Output asserted when the TSPC860 starts a read
access to a region controlled by the PCMCIA interface. Asserted
only for accesses to a PC card I/O space.
WE1
BS_B1
IOWR
High
A6
Output
Write Enable 1—Output asserted when the TSPC860 initiates a
write access to an external slave controlled by the GPCM. WE1 is
asserted if D(8-15) contains valid data to be stored by the slave
device.
Byte Select 1 on UPMB—Output asserted under control of the
UPMB, as programmed by the user. In a read or write transfer, the
line is only asserted if D(8-15) contains valid data.
I/O Device Write—This output is asserted when the TSPC860
initiates a write access to a region controlled by the PCMCIA
interface. IOWR is asserted only if the access is to a PC card I/O
space.
WE2
BS_B2
PCOE
High
B6
Output
Write Enable 2—Output asserted when the TSPC860 starts a write
access to an external slave controlled by the GPCM. WE2 is
asserted if D(16-23) contains valid data to be stored by the slave
device.
Byte Select 2 on UPMB—Output asserted under control of the
UPMB, as programmed by the user. In a read or write transfer,
BS_B2 is asserted only D(16-23) contains valid data.
PCMCIA Output Enable—Output asserted when the TSPC860
initiates a read access to a memory region under the control of the
PCMCIA interface.
WE3
BS_B3
PCWE
High
A5
Output
Write Enable 3—Output asserted when the TSPC860 initiates a
write access to an external slave controlled by the GPCM. WE3 is
asserted if D(24-31) contains valid data to be stored by the slave
device.
Byte Select 3 on UPMB—Output asserted under control of the
UPMB, as programmed by the user. In a read or write transfer,
BS_B3 is asserted only if D(24-31) contains valid data.
PCMCIA Write Enable—Output asserted when the TSPC860
initiates a write access to a memory region under control of the
PCMCIA interface.
BS_A(0-3)
High
D8, C8,
A7, B8
Output
Byte Select 0 to 3 on UPMA—Outputs asserted under requirement
of the UPMB, as programmed by the user. For read or writes,
asserted only if their corresponding data lanes contain valid data:
BS_A0 for D(0-7), BS_A1 for D(8-15),
BS_A2 for D(16-23), BS_A3 for D(24-31)
Table 1.
Signal Descriptions (Continued)
Name
Reset
Number
Type
Description
相關(guān)PDF資料
PDF描述
TSPC860XRMZPU66D Integrated Communication Processor
TSPC860XRMZQU66D Integrated Communication Processor
TSPC860XRVZPU66D Integrated Communication Processor
TSPC860XRVZQU66D Integrated Communication Processor
TSS10G45S SOLID STATE AC RELAY
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSPC860SRMZQU66D 制造商:e2v technologies 功能描述:MPU RISC 32BIT 66MHZ 3.3V 357BGA - Trays
TSPC860SRVZQU66D 制造商:e2v technologies 功能描述:TSPC860SRVZQU66D - Trays
TSPC860XRMZPU66D 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Integrated Communication Processor
TSPC860XRMZQU66D 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Integrated Communication Processor
TSPC860XRVZPU66D 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Integrated Communication Processor