參數(shù)資料
型號： TSC2302IRGZRG4
廠商： TEXAS INSTRUMENTS INC
元件分類： 消費家電
英文描述： SPECIALTY CONSUMER CIRCUIT, PQCC48
封裝： GREEN, PLASTIC, VQFN-48
文件頁數(shù)： 25/85頁
文件大?。?/td> 1483K
代理商： TSC2302IRGZRG4
www.ti.com
www.ti.com
F
OUT +
MCLK
P
(4N ) A)
3
, (N w A),
MCLK
P
u 1MHz
(3)
TSC2302
SLAS394 – JULY 2003
Bit [11:8] — PDC3 - PDC0
PLL Predivider Control. This bit controls the predivider to the internal PLL. These bits represent a 4-bit straight
binary number corresponding to the variable P in the PLL control equation discussed later in this section. The
legal range of these bits is 1h to Fh. The default of these bits is Fh.
Bit [7:4] — A3 - A0
A
Control. This bit represent a 4-bit straight binary number corresponding to the variable A in the PLL control
equation discussed later in this section. The legal range of these bits is 0h to Fh. The default of these bits is Fh.
Bit [3:0] — N3 - N0
N
Control. This bit represents a 4-bit straight binary number corresponding to the variable N in the PLL control
equation discussed later in this section. The legal range of these bits is 0h to Fh. The default of these bits is Fh.
When using a nonaudio standard MCLK frequency or crystal that is not covered by any of the automatic PLL
settings in MCLK[1:0], the user must manually configure the TSC2302 PLL to generate the proper clock for the
audio data converters. The proper clock for any sampling rates that are submultiples of 44.1 kHz is 512 x 44.1
kHz = 22.5792 MHz. This frequency is valid for 44.1 kHz, 22.05 kHz, and 11.025 kHz. The proper clock for any
sampling rates that are submultiples of 48 kHz is 512 x 48 kHz = 24.576 MHz. This frequency is valid for 48 kHz,
32 kHz, 24 kHz, 16 kHz, 12 kHz, and 8 kHz. Equation 3 is used to obtain the proper frequency. Since variables
P, N
, and A are integers, the exact proper clock frequencies can not always be obtained. However, examples are
provided for common MCLK/crystal frequencies that minimize the error of the PLL output. One constraint is the N
must always be greater than or equal to A. Another constraint is that the output of the MCLK predivider (the
MCLK/P term) should be greater than 1 MHz. P can be any integer from 1 to 15, inclusive. N and A can be any
integer from 0 to 15, inclusive. In some situations, settings outside of these constraints may work, but should be
verified by the user beforehand. Table 22 shows some settings that have been tested and confirmed to work by
TI.
Table 22. PLL Settings
MCLK (MHZ)
DESIRED
P
A
N
ACTUAL FOUT
% ERROR
FOUT(MHZ)
(MHZ)
12
24.576
7
9
24.57143
-0.019
13
24.576
9
7
11
24.55556
-0.083
16
24.576
13
12
24.61538
0.160
19.2
24.576
13
10
24.61538
0.160
19.68
24.576
12
9
24.60000
0.097
3.6869
22.5792
3
7
12
22.53106
-0.213
12
22.5792
11
10
13
22.54545
-0.149
13
22.5792
14
13
15
22.59524
0.071
16
22.5792
13
11
22.56410
-0.067
19.2
22.5792
15
9
11
22.61333
0.151
19.68
22.5792
9
3
7
22.59556
0.072
31
相關(guān)PDF資料
PDF描述
TSDC4872IJT 1 W, 1 CHANNEL, AUDIO AMPLIFIER, PBGA8
TS4872IJT 1 W, 1 CHANNEL, AUDIO AMPLIFIER, PBGA8
TSH103ID 3 CHANNEL, VIDEO AMPLIFIER, PDSO8
TSH103IDT 3 CHANNEL, VIDEO AMPLIFIER, PDSO8
TSH120ICT SPECIALTY CONSUMER CIRCUIT, PDSO6
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSC2303IZQZ 制造商:Texas Instruments 功能描述:
TSC2303IZQZR 制造商:Texas Instruments 功能描述:
TSC236 制造商:TSC 制造商全稱:Taiwan Semiconductor Company, Ltd 功能描述:High Voltage NPN Transistor
TSC236CIC0 制造商:TSC 制造商全稱:Taiwan Semiconductor Company, Ltd 功能描述:High Voltage NPN Transistor
TSC236CZ C0 功能描述:兩極晶體管 - BJT High voltage NPN Transistor RoHS:否 制造商:STMicroelectronics 配置: 晶體管極性:PNP 集電極—基極電壓 VCBO: 集電極—發(fā)射極最大電壓 VCEO:- 40 V 發(fā)射極 - 基極電壓 VEBO:- 6 V 集電極—射極飽和電壓: 最大直流電集電極電流: 增益帶寬產(chǎn)品fT: 直流集電極/Base Gain hfe Min:100 A 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PowerFLAT 2 x 2
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*