參數(shù)資料
型號(hào): TSB42AA4I
廠商: Texas Instruments, Inc.
英文描述: IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER
中文描述: 1394消費(fèi)電子產(chǎn)品鏈路層控制器
文件頁(yè)數(shù): 162/183頁(yè)
文件大?。?/td> 798K
代理商: TSB42AA4I
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)當(dāng)前第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)
665
6.7.1
TXDP Header Register Descriptions
The TXDP header registers have meaning only when the associated transmit path is being used in header
insert mode. The header fields for various 1394 and video mode specific formats are provided via these
registers. The default values for these registers match the default stream types for the data buffers. If the
data buffer stream type is changed from the default configuration, then the TXDP header registers must be
programmed to reflect the new stream type. All RW bits in these registers must be configured by software
to the appropriate mode specific values. All RU registers can be made writeable by setting the
TXDP(N)CFG.VHFWEN bit to 1.
0x254 0x26C 0x284 0x29C 0x2B4 0x2CC 0x2E4 0x2FC
TXDP(N)H0 – When associated buffer is configured for stream type 1 (Async)
DEFAULT CONFIGURATION FOR BUFFER 4
BIT
NAME
TYPE
RESET
FUNCTION
31:18
RSVD
R0
0
Reserved – A write to this location has no effect. A read returns 0s.
17:16
SPD
RW
0
Speed code – This 2-bit value represents the IEEE-1394 speed code to
be provided in the header of the transmitted packet.
15:10
TLABEL
RW
0
Transaction label – This 6-bit value contains the IEEE-1394 transaction
label to be provided in the header of the transmitted packet.
9:8
RT
RW
0
Retry code – This two-bit value contains the IEEE-1394 retry code to be
provided in the header of the transmitted packet.
7:4
TCODE
RW
0
Transaction code This 4-bit value contains the IEEE-1394 transaction
code to be provided in the header of the transmitted packet.
3:0
PRIORITY
RW
0
Priority – This 4-bit field contains the IEEE-1394 priority value to be
provided in the header of the transmitted packet transmitted packet.
TXDP(N)H0 – When associated buffer is configured for stream types: 3 ( Async Streams)
DEFAULT CONFIGURATION FOR BUFFER 2
BIT
NAME
TYPE
RESET
FUNCTION
31:16
DATALENGTH
RW
0
Data length – This field represents the data_length to be provided in the
header of the transmitted packet.
15:14
TAG
RW
0
TAG – This field contains the TAG value to be provided in the header of
the transmitted packet.
13:8
CHANNUM
RW
0
Channel number – This field contains the channel number to be
provided in the header of the transmitted packet.
7:6
RSVD
R0
0
Reserved A write to this location has no effect. A read returns 0s.
5:4
SPD
RW
0
Speed code – This field contains the speed code to be used for the
transmitted packet.
3:0
SYNC CODE
RW
0
Synchronization code – This field contains the synchronization code to
be provided in the header of the transmitted packet.
相關(guān)PDF資料
PDF描述
TSB42AA4PDT IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER
TSB42AA4PGE IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER
TSB42AA9I STORAGELYNX 1394 LINK-LAYER CONTROLLER FOR ATA/ATAPI STORAGE PRODUCTS
TSB42AA9IPZT STORAGELYNX 1394 LINK-LAYER CONTROLLER FOR ATA/ATAPI STORAGE PRODUCTS
TSB42AB4I IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSB42AA4IPDT 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER
TSB42AA4PDT 功能描述:1394 接口集成電路 1394 Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB42AA4PDTG4 功能描述:1394 接口集成電路 Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB42AA4PDTR 制造商:Texas Instruments 功能描述:
TSB42AA4PGE 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER