![](http://datasheet.mmic.net.cn/390000/TSB42AA4I_datasheet_16839080/TSB42AA4I_160.png)
663
0x24C TXDPINTEN – Transmit Data Path interrupt enable (Continued)
BIT
NAME
TYPE
RESET
FUNCTION
6
ERRDBC5
RW
0
ERRDBC5 interrupt enable When this bit is set to 1, the
SYSINT.TXDPINT0 bit is set to 1 when the corresponding bit in the
TXDPINT register is set by hardware. When set to 0, the corresponding bit
in the TXDPINT register has no effect on the SYSINT.TXDPINT0 bit.
5
ERRDBC6
RW
0
ERRDBC6 interrupt enable When this bit is set to 1, the
SYSINT.TXDPINT0 bit is set to 1 when the corresponding bit in the
TXDPINT register is set by hardware. When set to 0, the corresponding bit
in the TXDPINT register has no effect on the SYSINT.TXDPINT0 bit.
4
ERRDBC7
RW
0
ERRDBC7 interrupt enable When this bit is set to 1, the
SYSINT.TXDPINT0 bit is set to 1 when the corresponding bit in the
TXDPINT register is set by hardware. When set to 0, the corresponding bit
in the TXDPINT register has no effect on the SYSINT.TXDPINT0 bit.
3
ERRTH0_4
RW
0
ERRTH0_4 interrupt enable When this bit is set to 1, the
SYSINT.TXDPINT0 bit is set to 1 when the corresponding bit in the
TXDPINT register is set by hardware. When set to 0, the corresponding bit
in the TXDPINT register has no effect on the SYSINT.TXDPINT0 bit.
2
ERRTH0_5
RW
0
ERRTH0_5 interrupt enable When this bit is set to 1, the
SYSINT.TXDPINT0 bit is set to 1 when the corresponding bit in the
TXDPINT register is set by hardware. When set to 0, the corresponding bit
in the TXDPINT register has no effect on the SYSINT.TXDPINT0 bit.
1
ERRTH0_6
RW
0
ERRTH0_6 interrupt enable When this bit is set to 1, the
SYSINT.TXDPINT0 bit is set to 1 when the corresponding bit in the
TXDPINT register is set by hardware. When set to 0, the corresponding bit
in the TXDPINT register has no effect on the SYSINT.TXDPINT0 bit.
0
ERRTH0_7
RW
0
ERRTH0_7 interrupt enable When this bit is set to 1, the
SYSINT.TXDPINT0 bit is set to 1 when the corresponding bit in the
TXDPINT register is set by hardware. When set to 0, the corresponding bit
in the TXDPINT register has no effect on the SYSINT.TXDPINT0 bit.
0x250 0x268 0x280 0x298 0x2B0 0x2C8 0x2E0 0x2F8
TXDP(N)CFG – Transmit Data Path Buffer #N Configuration
BIT
NAME
TYPE
RESET
FUNCTION
31:12
RSVD
R0
0
Reserved A write to this location has no effect. A read returns 0s.
11
SPH_NEWCELL
RW
0
SPH new cell When this bit is set to 1, the SPH bit is set only if a
DirecTV/DVB packet contains a time stamp.
When this bit is set to 0, the SPH bit is set to a static value according
to bit 10 in the TXDP(N)H1 register, of a video formatted transmit
data buffer.
10
INTSSP
RW
0
Insert time stamp only into source packets – Valid in DV mode only.
When this bit is set to 1, DV time stamps are not inserted into empty
packets.
9
VHFWEN
RW
0
Video header field write enable When this bit is set to 1, the
read-only fields in the video formatted TXDP header registers can be
read or written by software.